

NAT-MCH

Users' Manual

Version 1.41



Ehlbeek 15a 30938 Burgwedel fon 05139-9980-0 fax 05139-9980-49

www.powerbridge.de info@powerbridge.de



NAT-MCH has been designed by:

N.A.T. GmbH Konrad-Zuse-Platz 9 53227 Bonn-Oberkassel

Phone: +49 / 228 / 96 58 64 0

Internet: http://www.nateurope.com



Disclaimer

The following documentation, compiled by N.A.T. GmbH (henceforth called N.A.T.), represents the current status of the product's development. The documentation is updated on a regular basis. Any changes which might ensue, including those necessitated by updated specifications, are considered in the latest version of this documentation. N.A.T. is under no obligation to notify any person, organization, or institution of such changes or to make these changes public in any other way.

We must caution you, that this publication could include technical inaccuracies or typographical errors.

N.A.T. offers no warranty, either expressed or implied, for the contents of this documentation or for the product described therein, including but not limited to the warranties of merchantability or the fitness of the product for any specific purpose.

In no event, will N.A.T. be liable for any loss of data or for errors in data utilization or processing resulting from the use of this product or the documentation. In particular, N.A.T. will not be responsible for any direct or indirect damages (including lost profits, lost savings, delays or interruptions in the flow of business activities, including but not limited to, special, incidental, consequential, or other similar damages) arising out of the use of or inability to use this product or the associated documentation, even if N.A.T. or any authorized N.A.T. representative has been advised of the possibility of such damages.

The use of registered names, trademarks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations (patent laws, trade mark laws, etc.) and therefore free for general use. In no case does N.A.T. guarantee that the information given in this documentation is free of such third-party rights.

Neither this documentation nor any part thereof may be copied, translated or reduced to any electronic medium or machine form without the prior written consent from N.A.T. GmbH.

This product (and the associated documentation) is governed by the N.A.T. General Conditions and Terms of Delivery and Payment.



Table of Contents

DISCLAIN	IER	3
TABLE OF	CONTENTS	4
LIST OF F	IGURES	9
	A DI ES	10
LISTOFI	ADLES	10
GLOSSAR	Y	. 12
1 BOAI	RD SPECIFICATION	. 14
1.1 NA	T-MCH Features	. 15
1.1.1	CPU and Memory	15
1.1.2	IPMI and Management	15
1.1.3	Supported Fabrics and Compliance	15
1.1.4	Clock Distribution	15
1.1.5	External Clock Reference Input	16
1.1.6	LEDs	16
2 OVE	RVIEW: NAT-MCH PRODUCT FAMILY	. 17
21 NA	T MCH VADIANTS	20
2.1 NA	T MCH CEN2, CONNECTORS AND INDICATORS AT THE FACE DI ATE	20
2.2 NP	IFD Indicators	21
2.2.1	SMA Connectors External Clock Reference	$\frac{21}{22}$
2.2.2	Dual GhF Unlink Port	22
2.2.5	Management Interface Port	22
2.2.4	Console Port – USR / Telnet / SSH	22
2.2.5	51 Console Port via USB	$\frac{23}{23}$
2.3 NA	T-MCH-LC: CONNECTORS AND INDICATORS AT THE FACE PLATE	. 23
231	LED Indicators	24
232	GhE Unlink Port	24
233	Management Interface Port	24
234	Console Port – USB / Telnet / SSH	2.5
2.4 NA	T-MCH M4: CONNECTORS AND INDICATORS AT THE FACE PLATE	. 26
2.4.1	LED Indicators	26
2.4.2	SMA Connectors – External Clock Reference	26
2.4.3	Dual GbE Unlink Port	27
2.4.4	Management Interface Port	27
2.4.5	Console Port – USB / Telnet / SSH and RS232 via RJ45	27
2.4	5.1 Console Port via USB	. 27
2.4	5.2 RS-232 Console Port via RJ45 Connector	. 28
3 MEZ	ZANINE MODULE OPTIONS	. 29
311	Base Module	29
3.1.2	Clock Modules	30
3.1	2.1 Telecom Clocking Module	. 30
3.1	2.2 Spread Spectrum Clocking Module (SSC)	. 30
3.1.3	HUB Mezzanine Modules	30
3.1	3.1 PCI Express Switching Module (-x24 and -x48)	. 30
3.1	3.2 SRIO Switching Module (-x24 and -x48)	. 31
3.1	3.3 XAUI (10 Gigabit Ethernet) Switching Module (-x24 and -x48)	. 31



4	OPERATION	
	4.1 Redundancy behaviour	
	4.2 AMC MODULE STARTUP SEQUENCING	
	4.3 LOCAL SHELF MANAGER	
	431 Sensor Event Log	32
	4.4 TEMPERATURE MANAGEMENT	33
	4.4.1 Standard Cooling Scheme	33
	4.4.2 Alternate Cooling Scheme	34
	4.4.2 Default Fan Lavel	
	4.4.5 Dejuuli l'un level	34
	The second	
5	NAT-MCH CONFIGURATION	
	5.1 CONFIGURATION VIA CONSOLE PORT	35
	5.2 CONFIGURATION VIA THE WEB INTERFACE	
	5.3 CUSTOMIZING THE NETWORK CONFIGURATION	
	5.4 DISPLAYING AND CHANGING NAT-MCH OPERATIONAL PARAMETERS	
	5.4.1 MCH Global Parameters [3]	
	5.4.2 Shelf Manager Configuration [4]	
	5.4.3 Carrier Manager Configuration [5]	
	5 4 4 SEL Configuration Flags [6]	42
	5.4.5 GbE Switch Configuration [7]	42
	5.4.6 CIK Module Configuration [8] (ontional)	42
	5.4.7 PCIe Switch Configuration [0] (optional)	
	5.4.8 SRIO Switch Configuration [0] (optional)	
	5.4.0 NTP Configuration [10]	
	5/01 Time Protocol (TP)	
	5492 Network Time Protocol (NTP)	
	5.4.10 DHCP Configuration [11]	
,		
0	UPDATING THE NAT-MCH FIRMWARE	
	6.1 FIRMWARE UPDATE VIA CLI	
	6.2 FIRMWARE UPDATE VIA WEB INTERFACE	
7	MANAGEMENT INTERFACE	
	7.1 SOETWARE STRUCTURE	18
	7.2 CONMUNICATION DETWEEN HOST SYSTEM AND NAT MCH	
	7.2 COMMUNICATION BETWEEN HOST SYSTEM AND NAT-INCH	
	7.2.1 Remote management control protocol	
	7.2.2 Supported IP MI messages	
	7.3 HOST SOFTWARE OVERVIEW	
	/.3.1 N.A.I. JAVA GUI Application "NATView"	
	7.2.1.2 Continue NATView	
	7.5.1.2 Getting NATView	
	7.5.1.5 Installing and Kunning NATVIEW	
	7.3.1.4 Future information	
	7.3.2 If MIROR all syntax	53
	7.3.2.1 Iphilitool call syntax	
	7331 Overrule Rotary Switch on NAT-JSM	
	7.3.5.1 Svenue Rolary Switch on text-3514	
	7.3.41 Base TCP port	
	7342 Default ITAG Frequency	
	7.3.4.3 Reboot XVC-Server by Parameter Changing	
	7.3.4.4 XVC-Client.	
	7.4 SNMP	
	7 4 1 SNMPv1 Protocol Stack	57

NAT-MCH – User's Manual



	7.4.2 Standard and Private MIBs	57
	7.4.3 MIB-2	57
	7.4.4 Private MIB of NAT-MCH	58
	7.4.4.1 General Board Information of the NAT-MCH	58
	7.4.4.2 SNMP Traps	59
	7.4.4.2.1 IPMI Traps	
	7.4.4.2.2 BootNotification frap	60 60
	7.4.4.2.5 LIIKOp Trap 7.4.4.3 MCH Management Environment	
	74431 FRUs	
	7.4.4.3.2 Power Modules	
	7.4.4.3.3 Cooling Units	64
	7.4.5 SNMP Parameters	64
	7.4.6 SNMP Settings – Web Interface	65
8	COMMAND LINE INTERFACE	66
9	WEBSERVER	69
	9.1 PCIE-HUB MODULE (OPTIONAL)	
	9.1.1 PCIe Virtual Switch Configuration (optional)	72
	9.1.2 PCIe Error Counter	
	9.1.2.1 Receiver Error Counter	
	9.1.2.2 Bad TLP Counter	74
	9.1.2.3 Bad DLLP Count	74
	9.1.3 PCIe Link Status	
	9.2 SRIO-GEN II-HUB MODULE (OPTIONAL)	76
	9.2.1 Status Menu	
	9.2.2 Routing Table	
	9.2.3 Error Rate	
	9.2.4 Port Statistic	
10	0 SCRIPT BASED CONFIGURATION	80
	10.1 Ethernet Module Configuration	80
	10.2 CLOCK MODULE CONFIGURATION	
	10.2 CLOCK MODULE CONFIGURATION. 10.2.1 Clock Module Version 2.x	
	10.2 CLOCK MODULE CONFIGURATION. 10.2.1 Clock Module Version 2.x 10.2.1.1 PLL Reference Input Configuration	81 82 82
	10.2 CLOCK MODULE CONFIGURATION	
	10.2 CLOCK MODULE CONFIGURATION. 10.2.1 Clock Module Version 2.x 10.2.1.1 PLL Reference Input Configuration 10.2.1.2 PLL Mode Configuration 10.2.1.3 Clock Type Configuration	
	10.2 CLOCK MODULE CONFIGURATION. 10.2.1 Clock Module Version 2.x 10.2.1.1 PLL Reference Input Configuration 10.2.1.2 PLL Mode Configuration 10.2.1.3 Clock Type Configuration 10.2.1.4 Clock Output Configuration 10.2.1.4 Clock Output Configuration	
	10.2 CLOCK MODULE CONFIGURATION. 10.2.1 Clock Module Version 2.x 10.2.1.1 PLL Reference Input Configuration 10.2.1.2 PLL Mode Configuration 10.2.1.3 Clock Type Configuration 10.2.1.4 Clock Output Configuration 10.2.1.5 Clock Module Version 3.x 10.2.2 DL Mode Version 3.x	81 82 82 83 83 84 85 86 86
	10.2 CLOCK MODULE CONFIGURATION. 10.2.1 Clock Module Version 2.x 10.2.1.1 PLL Reference Input Configuration 10.2.1.2 PLL Mode Configuration 10.2.1.3 Clock Type Configuration 10.2.1.4 Clock Output Configuration 10.2.1.5 Clock Output Configuration 10.2.1.4 Clock Output Configuration 10.2.2 Clock Module Version 3.x 10.2.2.1 PLL Reference Input Configuration 10.2.2.1 PLL Reference Input Configuration	81 82 82 83 83 84 85 86 86 86 87
	10.2 CLOCK MODULE CONFIGURATION	81 82 82 83 83 84 85 86 86 86 86 87 88 88 88 88 88 88 88 88 88 88 88 88
	10.2 CLOCK MODULE CONFIGURATION	81 82 82 83 83 84 85 86 86 86 86 87 87 88 87 87 88 87
	10.2 CLOCK MODULE CONFIGURATION. 10.2.1 Clock Module Version 2.x 10.2.1.1 PLL Reference Input Configuration 10.2.1.2 PLL Mode Configuration 10.2.1.3 Clock Type Configuration 10.2.1.4 Clock Output Configuration 10.2.2 Clock Module Version 3.x 10.2.2.1 PLL Reference Input Configuration 10.2.2.2 PLL Reference Input Configuration 10.2.2.3 Clock Output Configuration 10.2.2.4 PLL Reference Input Configuration 10.2.2.5 PLL Mode Configuration 10.2.2.6 PLL Mode Configuration 10.2.2.7 PLL Reference Input Configuration 10.2.2.3 Clock Output Configuration 10.2.3 Clock Module Version 4.x 10.2.3.1 PLL Reference Input Configuration	81 82 82 83 83 84 85 86 86 86 86 87 88 88 91 91
	10.2 CLOCK MODULE CONFIGURATION. 10.2.1 Clock Module Version 2.x 10.2.1.1 PLL Reference Input Configuration 10.2.1.2 PLL Mode Configuration 10.2.1.3 Clock Type Configuration 10.2.1.4 Clock Output Configuration 10.2.2 Clock Module Version 3.x 10.2.2.1 PLL Reference Input Configuration 10.2.2.2 PLL Mode Configuration 10.2.2.3 Clock Output Configuration 10.2.2.4 PLL Reference Input Configuration 10.2.2.5 Clock Module Version 4.x 10.2.3 PLL Reference Input Configuration 10.2.3 PLL Reference Input Configuration 10.2.3 PLL Reference Input Configuration 10.2.3.1 PLL Reference Input Configuration 10.2.3.2 PLL Mode Configuration 10.2.3.2 PLL Mode Configuration	81 82 83 83 84 85 86 86 86 87 88 88 91 91 92
	10.2 CLOCK MODULE CONFIGURATION. 10.2.1 Clock Module Version 2.x 10.2.1.1 PLL Reference Input Configuration 10.2.1.2 PLL Mode Configuration 10.2.1.3 Clock Type Configuration 10.2.1.4 Clock Output Configuration 10.2.1.4 Clock Output Configuration 10.2.2 Clock Module Version 3.x 10.2.2.1 PLL Reference Input Configuration 10.2.2.2 PLL Mode Configuration 10.2.2.3 Clock Output Configuration 10.2.2.4 Clock Output Configuration 10.2.2.5 Clock Output Configuration 10.2.2.6 PLL Mode Configuration 10.2.3 Clock Module Version 4.x 10.2.3.1 PLL Reference Input Configuration 10.2.3.2 PLL Mode Configuration 10.2.3.3 PLL Mode Configuration 10.2.3.3 PLL OC Clock Output Configuration	81 82 83 84 85 86 86 86 87 88 88 91 91 92 93
	10.2 CLOCK MODULE CONFIGURATION. 10.2.1 Clock Module Version 2.x 10.2.1.1 PLL Reference Input Configuration 10.2.1.2 PLL Mode Configuration 10.2.1.3 Clock Type Configuration 10.2.1.4 Clock Output Configuration 10.2.1.4 Clock Module Version 3.x 10.2.2 Clock Module Version 3.x 10.2.2.1 PLL Reference Input Configuration 10.2.2.2 PLL Mode Configuration 10.2.2.3 Clock Output Configuration 10.2.2.4 PLL Reference Input Configuration 10.2.2.5 Clock Output Configuration 10.2.2.6 PLL Mode Configuration 10.2.3 Clock Module Version 4.x 10.2.3.1 PLL Reference Input Configuration 10.2.3.2 PLL Mode Configuration 10.2.3.3 PLL CO Clock Output Configuration 10.2.3.3 PLL OC Clock Output Configuration 10.2.3.4 Clock Output Configuration	81 82 83 84 85 86 86 86 87 88 87 91 91 92 93 93
	10.2 CLOCK MODULE CONFIGURATION. 10.2.1 Clock Module Version 2.x 10.2.1.1 PLL Reference Input Configuration 10.2.1.2 PLL Mode Configuration 10.2.1.3 Clock Type Configuration 10.2.1.4 Clock Output Configuration 10.2.1.5 Clock Module Version 3.x 10.2.1 PLL Reference Input Configuration 10.2.2 Clock Module Version 3.x 10.2.2.1 PLL Reference Input Configuration 10.2.2.2 PLL Mode Configuration 10.2.2.3 Clock Output Configuration 10.2.2.4 Clock Module Version 4.x 10.2.3 Clock Module Version 4.x 10.2.3.1 PLL Reference Input Configuration 10.2.3.2 PLL Mode Configuration 10.2.3.3 PLL Configuration 10.2.3.4 Clock Output Configuration 10.2.3.4 Clock Output Configuration 10.2.4 Clock Module Version Physics	81 82 83 84 85 86 86 87 88 87 91 91 91 92 93 93 97
	10.2 CLOCK MODULE CONFIGURATION. 10.2.1 Clock Module Version 2.x 10.2.1.1 PLL Reference Input Configuration 10.2.1.2 PLL Mode Configuration 10.2.1.3 Clock Type Configuration 10.2.1.4 Clock Output Configuration 10.2.1.5 Clock Module Version 3.x 10.2.1 PLL Reference Input Configuration 10.2.2 Clock Module Version 3.x 10.2.1 PLL Reference Input Configuration 10.2.2.1 PLL Reference Input Configuration 10.2.2.2 PLL Mode Configuration 10.2.3 Clock Module Version 4.x 10.2.3 Clock Module Version 4.x 10.2.3 PLL Reference Input Configuration 10.2.3 PLL Cock Output Configuration 10.2.3 PLL Cock Output Configuration 10.2.4 Clock Module Version Physics 10.2.4 Clock Module Version Physics 10.2.4.1 Clock Output Con	81 82 83 84 85 86 86 87 88 88 91 91 91 92 93 93 97 97
	10.2 CLOCK MODULE CONFIGURATION. 10.2.1 Clock Module Version 2.x 10.2.1.1 PLL Reference Input Configuration 10.2.1.2 PLL Mode Configuration 10.2.1.3 Clock Type Configuration 10.2.1.4 Clock Output Configuration 10.2.1.5 Clock Module Version 3.x 10.2.1 PLL Reference Input Configuration 10.2.2 PLL Reference Input Configuration 10.2.2.1 PLL Reference Input Configuration 10.2.2.2 PLL Mode Configuration 10.2.2.3 Clock Output Configuration 10.2.2.3 Clock Output Configuration 10.2.3 Clock Module Version 4.x 10.2.3.1 PLL Reference Input Configuration 10.2.3.2 PLL Mode Configuration 10.2.3.3 PLL OC Clock Output Configuration 10.2.3.4 Clock Output Configuration 10.2.4 Clock Module Version Physics 10.2.4.1 Clock Output Configuration 10.2.4.2 Clock Termination Configuration	81 82 82 83 84 85 86 86 87 88 87 91 91 91 92 93 93 93 93 97 97
	10.2 CLOCK MODULE CONFIGURATION	81 82 82 83 84 85 86 86 86 87 91 91 91 92 93 93 93 97 97 100 101
	10.2 CLOCK MODULE CONFIGURATION	81 82 82 83 83 84 84 85 86 86 86 87 88 88 91 91 92 93 93 97 97 97 100 101
	10.2 CLOCK MODULE CONFIGURATION	81 82 82 83 84 85 86 86 86 87 88 91 91 92 93 93 93 97 97 100 101 101 101
	10.2 CLOCK MODULE CONFIGURATION	81 82 82 83 84 85 86 86 86 87 88 91 91 92 93 93 93 97 97 100 101 101 102 102
	10.2 CLOCK MODULE CONFIGURATION	81 82 82 83 84 85 86 86 86 87 91 91 92 93 93 93 97 97 100 101 101 102 102 102 102
	10.2 CLOCK MODULE CONFIGURATION	81 82 82 83 84 85 86 86 86 87 91 91 91 92 93 93 93 93 97 97 100 101 102 102 102 102 102 102



10.3.1	SRIO Port Initialization	
10.3.2	Write SRIO Module Byte Register	
10.3.3	OR Value to SRIO Module Byte Register	
10.3.4	AND Value to SRIO Module Register	
10.3.5	Write SRIO Module Switch Register (Indirect Long)	
10.3.6	OR Value to SRIO Module Switch Register (Indirect Long)	
10.3.7	AND Value to SRIO Module Switch Register (Indirect Long)	
10.3.8	SET port route table entry on SRIO module V2.x	
10.3.9	SET Port Link Timeout CSR/TIMEOUT] of SRIO module V2.x	
10.3.10	SRIO Fru Max Speed	
10.3.11	SRIO Fru NEGI ¹ TAP	
10.3.12	SRIO Fru POSI TAP	
10.4 UNN	IANAGED AMC MODULE CONFIGURATION	
10.5 WAT	CHDOG TIMER CONFIGURATION	
10.6 PCI	MODULE CONFIGURATION	119
10.61	PCIe Virtual Switch Initialization	119
10.6.2	PCIe Maximum Link Sneed	121
10.6.2	PCIe Unstream slot nower un delay	121
10.6.4	PCIe hot nlug delay for AMCs	
10.6.5	PCIa 100 MHz spraad spectrum clock	
10.0.5	PCIe hot plug support	
10.0.0	PCIa agely along hofora navload)	
10.0.7	PCIe series for PTM	
10.0.0	PCIe sll an and the for fille	
10.0.9	PCIe allow resel propagation for RTM	
10./ CON	FIGURE PRIMARY/SECONDARY NA1-MCH WITH THE SAME SCRIPT FILE	
11 N+1 POW	ER MODULE CONFIGURATIONS	
11.1 Pow	ER CHANNEL	
11.2 RED	undancy (2 PMs)	
11.3 LOA	D SHARING (2 PMs)	
11.4 N+1	REDUNDANCY (3/4 PMs)	
11.5 Red	undant Load Sharing (4 PMs)	
12 HARDWA	ARE RELEASES	
12.1 KNO	WN HARDWARE ISSUES	
12.1.1	V2.x PCB release	
12.1.2	V2.0 PCB release	
12.1.3	V1.1 PCB release	
12.1.4	V1.0 PCB release	
APPENDIX A	CONNECTOR PINOUTS	
APPENDIX A	1 CONSOLE CONNECTOR – $RS232$	132
APPENDIX A	2 ETHERNET CONNECTOR – GBE UPLINK	132
APPENDIX A	3 ETHERNET CONNECTOR = 100 BaseT Management Port	132
A DDENIDIV A	1 ETHERNEL CONNECTOR TO DASET MANAGEMENT FOR	132
APPENDIX A	5 NAT MCH BASE6/12 CONNECTOR TONGLE 1	13/
APPENDIX A	NAT-MCH DASE0/12 - CONNECTOR TONGUE 1	
A DDENIDIX A	7 NAT MCH HID MODILLE CONNECTOR TONGLE 2	
APPENDIX A	A NAT MCH Hud Module Connector Tongue 4	
APPENDIX A	N A T DEFINED OFM IDMI MESSACES AND SENSODS	
AFFENDIAB	N.A. I. DEFINED UEWI ITWII WIESSAGES AND SENSUKS	
APPENDIX B	I IPMI MESSAGES TO READ AND WRITE REGISTER	
APPENDIX B 2	2 REGISTER ACCESS USING IPMITOOL	
APPENDIX B 3	S HPM LIPDATE VIA IPMITOOI	148
THILDIND.		



APPENDIX B 4	OEM MCH Sensors	149		
APPENDIX C	SHELF AND CARRIER MANAGER	150		
APPENDIX C 1 APPENDIX C 2	OVERVIEW Please refer to section Appendix C 3 "AMC access via double bridge 151	150 ED MESSAGES		
APPENDIX C 3	AMC ACCESS VIA DOUBLE BRIDGED MESSAGES			
APPENDIX C 4	Resource Browsing			
APPENDIX C 5	SEL USES SHELF MANAGER SENSOR NUMBERING			
APPENDIX C 6	HOT SWAP DETECTION VIA SEL AND CARRIER MANAGER REPOSITORY	153		
APPENDIX D	UPDATING THE BACKPLANE EEPROM VIA NAT-MCH CLI	155		
APPENDIX E	PCIE HOT PLUG SUPPORT (OPTIONAL)	156		
APPENDIX F	LICENSES	158		
APPENDIX F 1	LWIP LICENSE			
DOCUMENT'S	DOCUMENT'S HISTORY			



List of Figures

Figure 1: NAT-MCH Gen 3 - Block Diagram with PCIe Mezzanine Option	.17
Figure 2: NAT-MCH Gen LC - Block Diagram with PCIe Mezzanine Option shown	. 18
Figure 3: NAT-MCH M4 - Block Diagram with SSD Option	. 19
Figure 4: NAT-MCH Gen 3 Front Panel with SRIO/XAUI uplink (optional)	. 21
Figure 5: NAT-MCH Gen 3 Front Panel with PCIe-option	. 21
Figure 6: NAT-MCH-LC Front Panel	. 24
Figure 7: NAT-MCH-4 Front Panel	. 26
Figure 8: NAT-MCH Mezzanine Options	. 29
Figure 9: Software structure overview	. 48
Figure 10: Software Structure Details	. 49
Figure 11: NATView GUI	. 51
Figure 12: Overrule rotary switch position	. 54
Figure 13: Block Diagram of XVC Connectivity Topology	. 55
Figure 14: NAT-JSM Menu	. 56
Figure 15: Private MIB General Board Information	. 59
Figure 16: Private MIB BootNotification Variable	. 60
Figure 17: MCH Management Environment Subtree	. 61
Figure 18: PowerModules Subtree	. 62
Figure 19: Cooling Units Subtree	. 64
Figure 20: Web Interface – SNMP Options	. 65
Figure 21: NAT-MCH PCIe Virtual Switch Configuration via Web-Interface	. 72
Figure 22: NAT-MCH PCIe Width Link configuration via Web-Interface	. 73
Figure 23: NAT-MCH PCIe Error Counters via Web-Interface	. 74
Figure 24: NAT-MCH PCIe Link Status via Web-Interface	. 75
Figure 25: NAT-MCH SRIO GEN II Link Status via Web-Interface	. 76
Figure 26: NAT-MCH SRIO GEN II Routing Tables via Web-Interface	. 77
Figure 27: NAT-MCH SRIO GEN II – Error Rate via Web-Interface	. 77
Figure 28: NAT-MCH SRIO GEN II – Port Statistic via Web-Interface	. 78
Figure 29: PCIe Virtual Switch Initialization	120
Figure 30: PCIe Maximum Link Speed	122
Figure 31: Power Channels	128
Figure 32: Power Modules – Redundancy	128
Figure 33: Power Modules – Load Sharing	129
Figure 34: Power Modules – N+1-Redundancy	129
Figure 35: Power Modules – Redundant Load Sharing	130
Figure 36: NAT-MCH Firmware Structure Release 2.5 and higher	150
Figure 37: PCIe Hot Plug Signal vs. FRU states	156



List of Tables

Table 1: Abbreviation List/Glossary	. 13
Table 2: Technical Data	.14
Table 3: NAT-MCH Variants and Features	. 20
Table 4: Global Parameter	. 39
Table 5: Shelf Manager Configuration	. 40
Table 6: Carrier Manager Configuration	.41
Table 7: SEL Configuration Flags	. 42
Table 8: GbE Switch Configuration	. 42
Table 9: CLK Module Configuration	. 42
Table 10: PCIe Switch Configuration	. 43
Table 11: SRIO Switch Configuration	.44
Table 12: NTP Configuration	.45
Table 13: DHCP Configuration	.45
Table 14: fruTable - Example for FRU Table	. 61
Table 15: pmTable - Example for Power Module Table	. 62
Table 16: pmChanTable - Example for Power Channel Table	. 63
Table 17: cuTable - Example for Cooling Units Table	. 64
Table 18: List of CLI Commands	. 68
Table 19: Webserver Functions	.71
Table 20: SRIO Supporting Counters	. 79
Table 21: Clock Output Identifier Mapping in NATIVE-C5 or NATIVE-R5 Chassis	. 99
Table 22: SRIO Switch to FRU device ID Mapping	114
Table 23: Pin Assignment of the Front-panel Connector S1 (RS232)	132
Table 24 Pin Assignment of the Front-panel Connector S2 (GbE Uplink)	132
Table 25 Pin Assignment of the Front-panel Connector (100 BaseT)	132
Table 26: Pin Assignment of the Clock Connector S3	133
Table 27 NAT-MCH Connector Tongue 1	135
Table 28 NAT-MCH Connector Tongue 2	137
Table 29 NAT-MCH Connector Tongue 3	139
Table 30: NAT-MCH Connector Tongue 4	141
Table 31: IPMI-Message – Read Register Command	142
Table 32: IPMI-Message – Write Register Command	142
Table 33: IPMI-Message – Set Bit Command	142
Table 34: IPMI-Message – Clear Bot Command	143
Table 35: IPMI-Message – Pulse Bit Low Command	143
Table 36: IPMI-Message – Pulse Bit High Command	143
Table 37: IPMI-Message – Read Register Long Word Command	144
Table 38: IPMI-Message – Write Register Long Word Command	144
Table 39: IPMI-Message – Read Register Long Word Command	145
Table 40: IPMI-Message – Write Register Long Word Command	145
Table 41: IPMI-Message – Read Block Command	146
Table 42: IPMI-Message – Write Block Command	146



Table 43: I ² C Addresses of HUB/CLK IPMI devices	
Table 44: FRU Devices I ² C Addresses	
Table 45: Redundancy Sensor	
Table 46: Redundancy Sensor – Values	
Table 47: Link State Sensor	
Table 48: Module Visibility in CM/ShM Repository during a Hot Swap Cycle.	



Glossary

П

AMC	Advanced Mezzanine Card			
BMC	Baseboard Management Controller			
BIOS	Basic Input/Output System			
BMC	Base Management Controller			
BSD	Berkeley Software Distribution, free software license			
CLI	Command Line Interface			
СМ	Carrier Manager			
COM	Communication Port			
CPU	Central Processing Unit			
CU	Cooling Unit			
CX4	10GbE Transceiver (Copper)			
DHCP	Dynamic Host Configuration Protocol			
EEPROM	Electrically Erasable PROM			
EMMC	Enhanced Module Management Controller (MMC on CU or PU), via IPMB-0			
FCLK	Fabric Clock			
FLASH	Non-Volatile Memory			
FPGA	Field Programmable Gate Array			
FRU	Field Replaceable Unit, hotswap capable resource			
GbE	Gigabit Ethernet			
GUI	Graphical User Interface			
HCSL	High Speed Current Steering Logic			
HPI	Hardware Platform Interface, SW management interface defined by SAF			
I ² C	Inter-Integrated Circuit			
IP	Internet Protocol			
IPM	Intelligent Platform Management			
IPMB	IPM Bus, I ² C type			
IPMB-0	dual-redundant A/B local IPMB			
IPMB-L	non-redundant local IPMB			
IPMC	IPM Controller, e.g. MCH CPU			
IPMI	IPM Interface			
JRE	Java Runtime Environment			
JTAG	Joint Test Action Group			
LAN	Local Area Network			
LwIP	Lightweigth IP Project			
µTCA/MTCA/MicroTCA	Micro Telecommunications Computing Architecture			
MCMC	MicroTCA Carrier Management Controller			
MCH	μTCA/MTCA Carrier Hub			
MIB	Management Information Base			
MMC	Module Management Controller			
MTCM	uTCA Carrier Manager			
NAT	Network Address Translation			
OEM	Original Equipment Manufacturer			
OID	Object Identifier Tree			
OpenHPI	specific HPI implementation, http://www.openhpi.org/			
РСВ	Printed Circuit Board			
PCIe	Peripheral Component Interconnect (Express)			
PM	Power Module			
PLL	Phase-Locked Loop			



RAM	Random Access Memory
RCS	Remote Console Software, SW running on a remote system
RDR	Resource Data Record, logical representation of physical entity
RMCP	Remote Management Control Protocol
SDR	Sensor Data Record, sensor description
(S)DRAM	(Synchronous) Dynamic RAM
SEL	System Event Log
SFP	Small Form-Factor Pluggable for optical transmission
SM	Shelf Manager
SMA	SubMiniature version A Connector
SMS	System Management Software, SW running on BMC
SNMP	Simple Network Management Protocol
(S)NTP	(Simple) Network Time Protocol
SRIO	Serial Rapid Input/Output
SSC	Spread Spectrum Clock
SSH	Secure Shell, cryptographic network protocol
ТСР	Transmission Control Protocol
TFTP	Trivial File Transfer Protocol
UART	Universal Asynchronous Receiver/Transmitter
UDP	User Datagram Protocol
USB-(CDC)	Universal Serial Bus (Communications Device Class)
VLAN	Virtual LAN
XAUI	10 GbE (via 4x 3.125 GB/s)

Table 1: Abbreviation List/Glossary



1 Board Specification

NAT-MCH-Module	MicroTCA Carrier Hub Gen3 / LC: single width, full size; M4: double width, full size				
Processor	Coldfire MCF54452, 266 MHz				
Front-I/O	2 RJ45 connectors, 2 SMA and 1 Mini-USB connector				
Main Memory	32/64 MByte SDRAM				
FLASH PROM	16/32/64 MByte FLASH PROM, on board programmable				
Operating System	System OK-1				
Power consumption	Base Module: 8.5W typ. Mezzanine Modules per tongue 2/3/4 adding: Clock: 8W PCIe: 6W + 1W per active connection XAUI: 29W SRIO: 15W				
Environmental conditions	Temperature (operating):0°C to +65°C with forced coolingTemperature (storage):-40°C to +85°CHumidity:10 % to 90 % rh non-condensing				
Standards compliance	PICMG AMC.0 Rev. 2.0 PICMG AMC.2 Rev. 1.0 PICMG SFP.0 Rev. 1.0 (System Fabric Plane Format) IPMI Specification V1.5 Rev. 1.0 PICMG uTCA.0 Rev. 1.0				

Table 2: Technical Data



1.1 NAT-MCH Features

1.1.1 CPU and Memory

Freescale ColdFire 54452 @ 266MHz DRAM: 64MB FLASH: 32MB

1.1.2 IPMI and Management

The NAT-MCH supports Management and IPMI interfaces for:

- 12 AMCs,
- 2 cooling units
- 1-4 power units

1.1.3 Supported Fabrics and Compliance

Fabric A: Gigabit Ethernet Option

non-blocking, low-latency Layer 2 Gigabit Ethernet switch Support for 12 AMCs and 1 GbE Uplink Port PICMG AMC.2 R1.0 PICMG SFP.1 R1.0

Fabric D-G: PCI Express Option

12 AMCs, x1-x4 each PICMG AMC.1 R1.0

Serial Rapid I/O Option

12 AMCs + dual face plate uplink PICMG AMC.4

XAUI (10GbE) Option

12 AMCs + dual face plate uplink PICMG AMC.2

1.1.4 Clock Distribution

- Telecom: Stratum 3 PLL with reference from either 1 of the 12 AMCs or external clock via front panel
- PCIe: Spread Spectrum Clock (100MHz mean) or oscillator (100MHz fixed)



1.1.5 External Clock Reference Input

- External Clock input for Telecom clocking module via front panel SMA1/SMA2
- Supported input frequencies: 1pps, 2kHz, 8kHz, 1.544MHz, 2.048MHz, 8.192MHz, 16.384MHZ, 19.44MHZ
- Input Range: 300mV-5V

1.1.6 LEDs

- Standard LEDs according to AMC.0 specification
- Bi-color indicator LEDs for status indication of each of the AMC modules, two Cooling Units and two Power Modules.



2 Overview: NAT-MCH Product Family

The **NAT-MCH** is a MicroTCA Carrier Hub, which provides the central management and data switching functionality for all MicroTCA systems. The Gen3 and LC variant own the form factor of a single-wide full-size Advanced Mezzanine Card (AMC), whereas the **NAT-MCH-M4** features double-width and full-size.

The module is MicroTCA.0 R1.0 compliant and delivers switching and hub functionality for the various system fabrics as defined in the AMC.x standard series, i.e. Gigabit Ethernet (GbE), PCI-Express (PCIe), Serial Rapid I/O (SRIO) or XAUI (10Gigabit Ethernet). Moreover, the **NAT-MCH-M4** complies to MTCA.4 and MTCA.4.1.

The **NAT-MCH** comprises of a base module and numerous optional daughter cards, which can be mounted on the baseboard, and provides a centralized clock distribution to all AMCs in the system.

The following block diagrams give an overview about the main NAT-MCH building blocks.



Figure 1: NAT-MCH Gen 3 - Block Diagram with PCIe Mezzanine Option

Note: 2nd Ethernet port only available if **NAT-MCH** is <u>not</u> in Managed Ethernet Mode

NAT-MCH – User's Manual





Figure 2: NAT-MCH Gen LC - Block Diagram with PCIe Mezzanine Option shown

NAT-MCH – User's Manual





Figure 3: NAT-MCH M4 - Block Diagram with SSD Option



2.1 NAT-MCH Variants

The following table lists the available variants and its features for the **NAT-MCH**:

NAT-MCH	LC (low cost)	Gen3	M4
Base Functionality:	•	•	•
Management of up to 12 AMCs 2 CUs, 4 PMs	•	•	•
Onboard Shelf Manager	•	•	•
Console Port	USB	USB	USB
RMCP (GbE) based management interface	•	•	•
GbE Uplink Ports	1	2	2
Port Trunking with second GbE Uplink Port		•	•
Power fail safe SDR Repository		•	•
Bicolour LEDs for status indication of AMCs, PMs and CUs		•	•
Clock and Fat Pipe mezzanines		•	•
Real Time Clock		•	•
JTAG/JSM support		•	•
Faceplate width - size	Full/Mid/ Compact – Single	Full/Mid - Single	Full - Double
Clock Module Mezzanine:		•	•
AMC clocks supported		1,2,3 F_CLK	1,2,3 F_CLK
PLL Accuracy		Stratum 3 + Stratum 3E (Option)	
Face plate reference clock		2 (input/output)	2 (input/output)
Clock Input Amplifier		modular	modular
Fabric Clock Support (PCIe)		HCSL	HCSL
Spread Spectrum support (F_CLK)		•	•
Fat Pipe Mezzanines		•	•
Variants		PCIe, XAUI, SRIO	PCIe
Uplink ports at face plate		2 XAUI,SRIO	2 GbE
PCIe Support		Gen1, Gen2, Gen3	Gen1, Gen2, Gen3
GbE Support		Type 1,5,6	Type 1,5,6
Management Software			
External User Interface	RMCP	RMCP	RMCP
NATView – Graphical User Interface	•	•	•
(open)HPI	•	•	•
IPMI Tool	•	•	•

 Table 3: NAT-MCH Variants and Features



2.2 NAT-MCH Gen3: Connectors and Indicators at the Face Plate

Figure 4: NAT-MCH Gen 3 Front Panel with SRIO/XAUI uplink (optional)



Figure 5: NAT-MCH Gen 3 Front Panel with PCIe-option

2.2.1 LED Indicators

The **NAT-MCH** is equipped with three sets of indicator LEDs:

- 3 indicator LEDs according to AMC.0 specification
- 16 indicator LEDs displaying the status of AMC modules, Cooling Units, and Power Modules
- 2 link indication LEDs for Fatpipe Link Status (SRIO-/XAUI-option only) OR 12 link indication LEDs for PCIe link status (PCIe Gen3 only)



The three AMC.0 conformant LEDs are assigned to the following functions:

- Blue LED: Blue LED function according to AMC.0
- Red LED: severe fault
- Bicolor Led Green/Yellow:
 - Green: NAT-MCH is primary management controller
 - Yellow: NAT-MCH is redundant/standby

The 16 bi-color LEDs give an immediate visual feedback of the status of the corresponding FRU device. Their functions are:

- green: AMC, CU, or PM module fully inserted and operational
- green blinking activation /de-activation under progress
- red module faulty or did not progress into operational state, communication fault
- red blinking PM error, e.g. power supply faulty

2.2.2 SMA Connectors – External Clock Reference

This input/output can be used to feed an external reference clock into the **NAT-MCH** or provide a reference clock to other systems.

The input clock can be distributed by the Telecom Clocking Module to any AMC slot in the system. The output can provide a clock sourced from any of the AMCs or a local clock generated by the onboard PLL.

For technical data, please refer to chapter 1.1 "NAT-MCH Features".

2.2.3 Dual GbE Uplink Port

The **NAT-MCH** owns two 10/100/1000 BaseT (autonegotiation) uplink ports which are connected to the internal GbE switch circuit.

The ports can be joined together in link aggregation mode to double the uplink throughput performance. In alternative, they can be used as separate ports of the Ethernet Switch, e.g. with using VLAN functionality to split up traffic paths.

If the **NAT-MCH** operates in Managed Ethernet Mode (Spanning Tree), only one front Ethernet interface is available as the switch connection to the other front interface is used internally.

2.2.4 Management Interface Port

One of the GbE uplink ports is used as the management interface for external hosts to communicate with the onboard Shelf/Carrier manager by RMCP. By default, the management port is assigned to GbE uplink port 1.



The management port can be used by any external Shelf or System Manager to control the operation of the **NAT-MCH** and the system. The onboard CPU supports TCP/IP and RMCP accesses.

2.2.5 Console Port – USB / Telnet / SSH

The console port provides an interface to the Command Line Interface (CLI) of the onboard CPU. The console interface can be used to set the operational and configuration parameters of the NAT-MCH.

Once the IP configuration has been set, the console interface can be switched to a Telnet or SSH session by connecting via Telnet/SSH. In case a password had been configured for a Telnet session, a check of this password is done when starting the Telnet session. For SSH sessions this password check is mandatory.

For details regarding configuration of a Telnet/SSH password, please refer to chapter 8 "Command line interface".

2.2.5.1 Console Port via USB

The **NAT-MCH** uses a USB-CDC interface as console port. Interoperability has been tested with the standard drivers included in Windows 2000, XP, Vista, Windows 7, and Linux.

When connecting first time to a Windows PC, a new device will be installed (NAT-MCH console). To complete the installation successfully, a device information file must be provided to the system. N.AT. provides the required "*nat_mch.inf*" text file for download from its web site or ftp server.

In Windows, the new device can be accessed by standard terminal programs like "TeraTerm" (COMxx) port. The new device and the assigned COM port can be looked up in the Windows device manager.

Note: Do not start the terminal program before the USB link has been established, because the normal terminal programs need an active link to connect to. To avoid the loss of log messages, the **NAT-MCH** keeps a history buffer that can be recalled by the CLI command "history".

In Linux, the new device can be accessed via device descriptor "ttyXYZ" by standard terminal programs like "minicom". The name of the newly generated device descriptor is system dependent and needs to be looked up in the devices directory.

To disable the output of the USB console port, toggle DIP-Switch 1 to "ON" position. The DIP-Switch is located on the bottom side of the **NAT-MCH** module.



2.3 NAT-MCH-LC: Connectors and Indicators at the Face Plate



Figure 6: NAT-MCH-LC Front Panel

2.3.1 LED Indicators

The NAT-MCH-LC is equipped with three indicator LEDs according to AMC.0 specification

The three AMC.0 conformant LEDs are assigned to the following functions:

- Blue LED: Blue LED function according to AMC.0
- Red LED: severe fault
- Bicolor Led Green/Yellow:
 - Green: NAT-MCH-LC is primary management controller
 - Yellow: NAT-MCH-LC is redundant/standby

2.3.2 GbE Uplink Port

The NAT-MCH-LC has one 10/100/1000 BaseT (autonegotiation) uplink port. The port is connected to the onboard GbE switch that also works as the designated management interface.

2.3.3 Management Interface Port

The GbE uplink port is used as the management interface port for external hosts to communicate with the onboard Shelf/Carrier manager by RMCP. The management port can be used by any external Shelf or System Manager to control the operation of the **NAT-MCH-LC** and the system. The onboard CPU supports TCP/IP and RMCP accesses.



2.3.4 Console Port – USB / Telnet / SSH

The console port provides an interface to the Command Line Interface (CLI) of the onboard CPU. The console interface can be used to set the operational and configuration parameters of the NAT-MCH-LC.

Once the IP configuration has been set, the console interface can be switched to a Telnet or SSH session by connecting via Telnet/SSH.

For details regarding configuration of a Telnet/SSH password, please refer to chapter 8 "Command line interface".



2.4 NAT-MCH M4: Connectors and Indicators at the Face Plate



Figure 7: NAT-MCH-4 Front Panel

2.4.1 LED Indicators

The **NAT-MCH-M4** is equipped with four sets of indicator LEDs:

- 3 indicator LEDs according to AMC.0 specification
- 1 indicator LED reflecting the RTM module's status
- 16 indicator LEDs displaying the status of AMC modules, Cooling Units, and Power Modules
- 12 indicator LEDs for PCIe Link Status

The three AMC.0 conformant LEDs are assigned to the following functions:

- Blue LED: Blue LED function according to AMC.0
- Red LED: severe fault
- Bicolor Led Green/Yellow:
 - Green: NAT-MCH-M4 is primary management controller
 - Yellow: NAT-MCH-M4 is redundant/standby

The 16 bi-color LEDs give an immediate visual feedback of the status of the corresponding FRU device. Their functions are:

- green: AMC, CU, or PM module fully inserted and operational
- green blinking activation /de-activation under progress
- red module faulty or did not progress into operational state, communication fault
- red blinking PM error, e.g. power supply faulty

2.4.2 SMA Connectors – External Clock Reference

This input/output can be used to feed an external reference clock into the **NAT-MCH-M4** or provide a reference clock for other systems. The input clock can be distributed by the Telecom Clocking Module to any AMC slot in the system. The output can provide a clock sourced from any of the AMCs or a local clock generated by the onboard PLL. For technical data, please refer to chapter 1.1 "**NAT-MCH** Features".



2.4.3 Dual GbE Uplink Port

The **NAT-MCH-M4** owns two 10/100/1000 BaseT (autonegotiation) uplink ports, which are connected to the internal GbE switch circuit.

The ports can be joined together in link aggregation mode to double the uplink throughput performance. In alternative, they can be used as separate ports of the Ethernet Switch, e.g. with using VLAN functionality to split up traffic paths.

If the **NAT-MCH-4** operates in Managed Ethernet Mode (Spanning Tree), only one front Ethernet interface is available as the switch connection to the other front interface is used internally.

2.4.4 Management Interface Port

One of the GbE uplink ports is used as the management interface for external hosts to communicate with the onboard Shelf/Carrier manager by RMCP. By default, the management port is assigned to GbE uplink port 1.

The management port can be used by any external Shelf or System Manager to control the operation of the **NAT-MCH-M4** and the system. The onboard CPU supports TCP/IP and RMCP accesses.

2.4.5 Console Port – USB / Telnet / SSH and RS232 via RJ45

The console port provides an interface to the Command Line Interface (CLI) of the onboard CPU. The console interface can be used to set the operational and configuration parameters of the NAT-MCH-M4.

Once the IP configuration has been set, the console interface can be switched to a Telnet or SSH session by connecting via Telnet/SSH. In case a password had been configured for a Telnet session a check of this password is done when starting the Telnet session.

For details regarding configuration of a Telnet/SSH password, please refer to chapter 8 "Command line interface".

2.4.5.1 Console Port via USB

The **NAT-MCH-M4** uses a USB-CDC interface as console port. Interoperability has been tested with the standard drivers included in Windows 2000, XP, Vista, Windows 7, and Linux.

When connecting first time to a Windows PC, a new device will be installed (**NAT-MCH-M4** console). To complete the installation successfully, a device information file must be provided to the system. N.AT. provides the required "*nat_mch.inf*" text file for download from its web site or ftp server.

In Windows, the new device can be accessed by standard terminal programs like "TeraTerm" (COMxx) port. The new device and the assigned COM port can be looked up in the Windows device manager.



Note: Do not start the terminal program before the USB link has been established, because the normal terminal programs need an active link to connect to. To avoid the loss of log messages, the **NAT-MCH-M4** keeps a history buffer that can be recalled by the CLI command "history".

In Linux, the new device can be accessed via device descriptor "ttyXYZ" by standard terminal programs like "minicom". The name of the newly generated device descriptor is system dependent and needs to be looked up in the devices directory.

2.4.5.2 RS-232 Console Port via RJ45 Connector

The RJ45 Connector connects via a RS-232 level converter to the Coldfire UART to provide a serial console debug interface. It can be used as an alternative to the USB interface.

<u>Note:</u> If the USB interface is connected to an USB host (e.g. a PC), the RS232 receiving path will be disabled. That means, if the serial console is connected to a terminal program the debug outputs of the **NAT-MCH-M4** firmware will still show up, but it will not be possible to interact.



3 Mezzanine Module Options

The **NAT-MCH** offers a modular design; the baseboard can be completed with additional functionalities by adding Mezzanine PCBs for the tongues 2-4.



Figure 8: NAT-MCH Mezzanine Options

3.1.1 Base Module

The **NAT-MCH** baseboard carries the main CPU, the IPMI controllers for up to 12 AMC modules, Power and Cooling Units, and backplane devices as well as the front panel connectors.

The Base module is available in two assembly options:

- Base 6 for systems with up to 6 AMC modules
- Base 12 for systems with up to 12 AMC modules



3.1.2 Clock Modules

The optional **NAT-MCH-CLK** modules offer diverse options:

- -TC: Telecom Clocking
- -SSC: Spread Spectrum clocking for FCLK-A (only in combination with option –X24 or –X48)

3.1.2.1 Telecom Clocking Module

The clock module provides the telecom clocks CLK1 and CLK2 to the 12 AMC modules as well as the fabric clock FCLK-A.

The telecom clocks can be sourced from one of the AMC modules by means of CLK2 as an input to the **NAT-MCH**, or from the front panel external clock reference input.

3.1.2.2 Spread Spectrum Clocking Module (SSC)

The Spread Spectrum Clocking module (SSC) distributes a 100 MHz clock to any of the AMC slots. The clock can be configured to be a standard 100 MHz clock or a 100MHz Spread Spectrum Clock (please refer to Table 3: **NAT-MCH** Variants and Features" for details). The configuration option '100 MHz spread spectrum clock' is only applicable when the PCIe Hub module is not assembled as option LOSC.

The clock is switched onto the individual AMC slots according to the E-Keying definitions acquired from the AMC module in the respective slot.

3.1.3 HUB Mezzanine Modules

Additionally, the **NAT-MCH** can be equipped with mezzanine modules, which provide the data switching functionalities for the fabrics D-G of the uTCA backplane. The available options are:

- -X24: PCIe Hub module for up to 6 AMC modules
- -X48: PCIe Hub module for up to 12 AMC modules
- -SRIO: Serial Rapid I/O module for up to 12 AMC modules
- -XAUI: (10 GbE) module for up to 12 AMC modules

For a detailed description of these modules and their technical data, please refer to the corresponding hardware manuals.

3.1.3.1 PCI Express Switching Module (-x24 and -x48)

The PCIe module -x24 (-x48) supports switching of 1-4 PCIe lanes for up to 6 (12) AMC slots. Several configuration options, which can be set by the **NAT-MCH** configuration menu, allow the flexible adoption of the PCIe hub module to a certain environment.



The PCIe module V2.3 (Gen3) features 12 LEDs on the faceplate driven by the FPGA to visualize the link status of the PCIe connections.

3.1.3.2 SRIO Switching Module (-x24 and -x48)

The SRIO module -x24(-x48) supports switching of 1 or 4 lanes SRIO connections for up to 6 (12) AMC slots. The baud rate of each port can be selected independently between 1.25 Gbit/s, 2.5 Gbit/s, and 3.125Gbit/s.

By E-Keying, the baud rate of the respective **NAT-MCH** SRIO port is configured according to the supported baud rate of the connected AMC.

3.1.3.3 XAUI (10 Gigabit Ethernet) Switching Module (-x24 and -x48)

The XAUI module -x24 (-x48) supports switching of 10GbE for up to 6 (12) AMC slots and a 2^{nd} NAT-MCH.

Additionally, the XAUI module can be equipped with an optional faceplate module, which features two 10GbE interfaces at the **NAT-MCH's** faceplate.

There are two versions of the faceplate module available, a CX4 and a SFP+ version. The CX4 version offers two CX4 interfaces (10 GbE via copper cable). The SFP+ version offers two SFP+ cages. These cages can be assembled with any SFP+ transceiver from different vendors for various optical interfaces.

If a compliant AMC is detected via E-Keying, the dedicated port of the switch is automatically enabled by the firmware; thus the switch is in a forwarding state.



4 Operation

The **NAT-MCH** should be operated in a MTCA R1.0 compliant uTCA shelf with forced aircooling only. This manual describes the operation of the following **NAT-MCH** PCB versions and firmware releases:

NAT-MCH V3.2	Firmware V2.17 and later
NAT-MCH V3.3	Firmware V2.17 and later
NAT-MCH V3.4	Firmware V2.17 and later
NAT-MCH Base-M4	Firmware V2.17 and later

4.1 Redundancy behaviour

Two **NAT-MCHs** are mandatory for redundant operation. They provide a dual active Ethernet base Fabric towards the AMCs with one **NAT-MCH** interconnecting to Port0, the second **NAT-MCH** serving Port1 of all AMCs in the system.

4.2 AMC Module Startup Sequencing

After the **NAT-MCH** has completed its initial startup sequence, it scans the system for available AMC modules. For any slot that is populated by an AMC module, a green LED on the faceplate is lit.

For all AMC modules found in the system, the **NAT-MCH** reads in the FRU information and sensor data records. If power negotiation is successful, it directs the Power Module to power up the AMC modules either in the activation sequence defined in the "Carrier Activation and Current descriptor" record of the backplane FRU device or - if the record is not found - according to the site number.

4.3 Local Shelf Manager

The **NAT-MCH's** local Shelf Manager provides management of the following resources within an uTCA system:

- Sensor Event Log (SEL)
- Temperature management and Cooling Unit control

4.3.1 Sensor Event Log

The **NAT-MCH** provides a System Event Log (SEL), which stores all events that occur in an uTCA system. The stored events are kept in the **NAT-MCH's** DRAM and are not stored into persistent memory.



Events can be read by an application using the IPMI message GET_SEL_ENTRY_REQ. In the **NAT-MCH's** default configuration, events are removed from the SEL on read.

Keeping events in the SEL after reading them can be configured using the NAT-MCH configuration menu (please refer to chapter 5 "NAT-MCH Configuration"). To remove single events from the SEL in this configuration, IPMI message DELETE_SEL_ENTRY_REQ has to be sent to the NAT-MCH, to clear the whole SEL IPMI message CLEAR SEL REQ has to be used.

Please note that some events (e.g. temperature events) are handled by the local Shelf Manager (refer to chapter 4.4 "Temperature Management").

4.4 Temperature Management

The local shelf manager receives temperature events from the following sources:

- Local temperature sensors on the NAT-MCH
- Temperature sensors on the AMC modules
- Temperature sensors on Cooling Units and Power Modules

The local shelf manager reacts on the temperature events and adapts the fan speed accordingly to keep the whole system in a healthy state. To adjust the fan levels there are two different algorithms implemented from which the user can choose. The selection is done within the MCH global parameter section.

4.4.1 Standard Cooling Scheme

In case the **NAT-MCH** receives a temperature event (temperature going high event) from a FRU, i.e. the temperature of a certain module crossed one of the thresholds, it increases the fan speed of the Cooling Units to the maximum level and starts monitoring the temperature sensors of the respective FRU.

As soon as the temperature returns to normal level, the fan speed will be decreased to a level, which is 10% higher than the level it was when the temperature event occurs.



4.4.2 Alternate Cooling Scheme

The standard cooling scheme increases the fan speed of the cooling units to 100% as soon as a temperature event is sent by one of the resources in the system.

Sometimes this could be inappropriate, e.g. during testing in the Lab, so an alternative cooling scheme can be used, which controls the fans as shown in the picture below to find the best fan speed for the current system configuration.



4.4.3 Default Fan Level

The initial fan level after booting the MCH can be set in the **NAT-MCH** configuration menu by the value of the configuration parameter:

<Default Fan Level>

within the NAT-MCH global parameter section

4.5 NAT-MCH operating with unmanaged Power Modules

The **NAT-MCH** is capable to manage systems that use so called "power through" modules. In this case the detection of modules is not done by the Power Modules (i.e. presence of #PS1 signal), but the **NAT-MCH** itself starts scanning all AMC slots by IPMI messages. Of course, due to the limited functionality of such a Power Module, functionalities like power sequencing or hot swap are not available.



5 NAT-MCH Configuration

The operation of the **NAT-MCH** can be adapted to certain environments by configuration options. The basic idea behind the configuration options is that a customer usually has to touch as less parameters as possible. Therefore, in most cases the default configuration will work. The **NAT-MCH** configuration parameters are divided into several sections according to functionality:

- Global parameter contains configuration values for basic NAT-MCH operation
- Shelf Manager parameter configuration options for the local Shelf manager
- **Carrier Manager parameter** configuration options for the Carrier manager
- SEL parameter Sensor Event Log configuration
- GbE switch parameter configuration options for the onboard Fabric A GbE switch
- **CLK module parameter** configuration options for clock module (optional)
- **PCIe/SRIO parameter** configuration options for the PCIe/SRIO Hub module (optional)
- NTP parameter configuration options for optional Network Time Protocol support
- DHCP parameter configuration of the built-in DHCP client

5.1 Configuration via Console Port

All configuration parameters are stored in the **NAT-MCH** configuration record in an onboard I²C-EEPROM. In order to change the configuration, the **NAT-MCH's** console port needs to be connected to a host computer.

The NAT-MCH Gen3 or -LC provides the console port via a standard USB interface. The NAT-MCH identifies itself as a CDC type device and is supported by the standard "usbser.sys" driver within Windows2000/XP/Vista. An appropriate configuration file can be downloaded from N.A.T.s web site or FTP server (file "nat_mch.inf"). After the connection has been recognized by the USB driver, a terminal program (e.g. TeraTerm, minicom etc.) can be used via the assigned virtual COM port.

Pressing <*return*> displays the "nat>" prompt at the console.

The **NAT-MCH** is providing a low-level command line interface (*CLI*), which allows to set certain operational parameters and to display run time information from the **NAT-MCH** and the system. Entering "?" will display a list of available commands.

For displaying and modifying the **NAT-MCH** configuration, the following commands have been implemented:

mch	- prints all configuration settings
mchcfg	- menu based utility to set and modify configuration parameters



ip - Basic Network configuration (IP addresses)

Parameters that should keep their values can be acknowledged by simply hitting *<return>*. For details about the **NAT-MCH** configuration, please refer to chapter 5.4 "Displaying and Changing **NAT-MCH** Operational Parameters".

5.2 Configuration via the Web Interface

All configuration parameters are accessible via the web interface as well. Please refer to Chapter 9 "Webserver" for the usage of the web interface. It can be necessary to setup a basic configuration like the IP address of the **NAT-MCH** before the web interface can be used.

5.3 Customizing the Network Configuration

The IP address parameters need to be adapted to make the **NAT-MCH** working in a company's network environment.

Entering *<ip>* at the command line will show the recent configuration and allows changing these parameters by line editing the displayed values. IP address parameters must be entered in "xxx.xxx.xxx" form factor.

If an IP address is configured to 0.0.0, it will be ignored by the **NAT-MCH**. In case a nonzero gateway IP address is configured, the related routing configuration will be performed automatically when the **NAT-MCH** starts up.

The NAT-MCH supports a *primary IP* interface that switches to "enabled", if the NAT-MCH becomes primary role. This virtual IP interface has the same MAC address as its physical interface (*main IP*). If both NAT-MCHs in a redundant setup are configured with the same primary IP, then this IP address provides the constant access to primary NAT-MCH before and after NAT-MCH-Switchover.

Entering *<prim_ip>* at the command line will show the recent configuration and allows changing these parameters by line editing the displayed values. IP address parameters must be entered in "xxx.xxx.xxx" form factor.

If a primary IP address is configured to 0.0.0.0, then the firmware will not initialize the interface on **NAT-MCH** start-up. Otherwise, the firmware will add a new virtual interface with a primary IP after **NAT-MCH** reboot.

After all changes are complete the system asks for confirmation of the new configuration. If the new values shall be written into the I²C EEPROM, confirm with $\langle y \rangle$ and the new values will be set active after the next power cycle.

Please refer to **Fehler! Verweisquelle konnte nicht gefunden werden.** for more information a bout the IP interface configuration.


5.4 Displaying and Changing NAT-MCH Operational Parameters

Entering *<mch>* at the command line will show a list of operational parameters which allow adapting the NAT-MCH to certain environments and configurations by using *<mchcfg>*.

The command *(mchcfg)* will lead to a menu driven utility which offers to modify the parameters within the individual sections according to their functionality. Currently the configuration menu contains the following entries:

```
[ 0] no action
[ 1] print complete configuration
[ 2] reset to defaults
[ 3] modify MCH global configuration
[ 4] modify ShM configuration
[ 5] modify CM configuration
[ 6] modify SEL configuration
[ 7] modify GbE switch configuration
[ 8] modify CLK module configuration (optional)
[ 9] modify PCIe/SRIO configuration (optional)
[ 10] modify NTP configuration
[ 11] modify DHCP configuration
[ 11] modify DHCP configuration
[ 9] print menu
[ h] print menu
[ q] quit and save configuration
```

Entering the respective number will guide to the associated configuration menu. [2] reset to *defaults* will reset all configuration parameters to a well-known "healthy" setup.

The following sections describe the individual configuration options in detail.



5.4.1 MCH Global Parameters [3]

The NAT-MCH global parameter section contains basic operational and interface settings:

Configuration Option	default	Description		
Management interface at GbE port	disabled	Allows re-routing of the management interface for RMCP and telnet access to the GbE Uplink port on the faceplate. Default is using the 100BaseT port. (*, ***)		
RMCP access	enabled	Allows to setup RMCP connections via the management port. Required for tools like openHPI, ipmiTool, NatView		
Telnet access	enabled	Allows remote login to the NAT-MCH via telenet		
SSH access	disabled	Allows remote login to the NAT-MCH via SSH		
WEB access	enabled	Allows access to the NAT-MCH from any browser		
IP address source Mgmt	board configuration	Source of the NAT-MCHs own IP address on the management port. Valid options are:		
		 <i>board configuration</i> – saved value from local EEPROM – see chapter 5.3 "Customizing the Network Configuration" <i>DHCP</i> 		
		 ShM Link record – IP address is taken from Carrier FRU device, Shelf FRU info record CM IP link record – IP address is taken from Carrier FRU device, Carrier FRU info record (**) 		
IP address source GbE	board configuration	 Source of the NAT-MCHs own IP address on the Gigabit Ethernet port. Valid options are: <i>board configuration</i> – saved value from local EEPROM – see chapter 5.3 "Customizing the Network Configuration" <i>DHCP</i> <i>ShM Link record</i> – IP address is taken from Carrier FRU device, Shelf FRU info record 		
RMCP session activity timeout minutes	0 min	Timeout for remote RMCP sessions being inactive – minutes		
RMCP session activity timeout seconds	60 sec	Timeout for remote RMCP sessions being inactive – seconds		
Default Fan Level	30%	Default fan level in percentage after power up. By setting the value to 0, the default value of the cooling unit is valid.		



Configuration Option	default	Description
Enable Watchdog Timer	No	If enabled, the NAT-MCH will be reset
		• when an NAT-MCH firmware exception occurs
		• an important NAT-MCH firmware task is lost
		• NAT-MCH is held in an endless loop.
		After reset, the NAT-MCH will do a complete
		shutdown to ensure proper functionality.
		The Watchdog Timer can be configured in more detail
		via the NAT-MCH script (please refer to chapter 10
		"Script Based Configuration").
Enable alternative cooling scheme	No	Please refer to Fehler! Verweisquelle konnte nicht g
		efunden werden.
Control rear transition module fans	No	Enables control of RTM fans.
PM assignment strategy	strict	Strict: assigns PMs always with the role they have in
		the backplane FRU after replacement of a faulty PM
		Relaxed: assigns PMs to a not used role

Table 4: Global Parameter

<u>Note (*):</u>

An external Shelf or System Manager can be connected to the **NAT-MCH** by an Ethernet connection running the RMCP protocol.

By default, the management port is routed to the front panel 100 BaseT port.

Alternatively, the management port can be switched to one link of the onboard GbE Switch. If the management port resides on the GbE switch, it can either be connected to an external shelf- or system manager by the GbE uplink port, or to any shelf or system controller running on one of the AMC modules, connected to the **NAT-MCH** by a GbE backplane link.

Note (**):

Although it is possible to configure both the management and the Gigabit Ethernet ports to obtain its IP configuration from DHCP, this approach is not useful: both Ethernet interfaces will be located in the same subnet and it is inexplicit to which physical interface packets are routed. So this configuration will lead to discarding of packets.

Also note, that DHCP is only allowed for the Ethernet port which is used for the management interface (refer to the option 'Management interface at GbE port'). This means if the option 'Management interface at GbE port' is set to disabled, DHCP can only be used for the 'IP address source Mgmt'. If the option is enabled, DHCP can only be used for the 'IP address source GbE'.



5.4.2 Shelf Manager Configuration [4]

The following configuration parameters control the operation of the **NAT-MCH's** onboard local Shelf Manager.

Configuration Option	default	Description
Allow Shelf FRU invalid	Yes	Allows startup and operation of the NAT-MCH even though no valid Shelf FRU record is found on the backplane I ² C device.
Temperature management	Enabled	Allows the local Shelf Manager to adapt the fan speed based on temperature events from the AMCs
Emergency shutdown	disabled	FRU on critical / non-recoverable event: Shelf Manager shuts down an AMC if a threshold- based sensor reaches the critical or non-recoverable limit. SYSTEM on critical / non-recoverable event: Shelf Manager shuts down all AMCs if a threshold- based sensor reaches the critical or non-recoverable limit.
Send SEND_MSG confirmation to SMS	no	If set to 'yes', the Shelf Manager immediately returns a SEND_MSG response to the BMC as a confirmation that the SEND_MSG command was received. This SEND_MSG confirmation does not contain response data to the embedded request. As soon as the Shelf Manager receives the response from the targeted destination, the response is embedded into another SEND_MSG response, which is delivered to the BMC. The BMC can distinguish between the first and the second received SEND_MSG by checking the data contents of the received SEND_MSG response. Please refer to IPMI Specification V2.0 sections about bridged messages for more details.

Table 5: Shelf Manager Configuration



5.4.3 Carrier Manager Configuration [5]

The Carrier Manager controls the communication and operation of the AMCs, Power Modules, and Cooling Units.

Configuration Option	default	Description
Carrier number default	0	Allows the setting of a Carrier Mumber. If the value
		is 0, the carrier number is loaded from the carrier FRU
		device or from backplane I/O Expander. (*)
Quiesced event timeout	10	Timeout in seconds the NAT-MCH waits for a
		quiesce event from a FRU device in response of IPMI
		FRU CONTROL message "Quiesced" (**).
		The value of 255 defines an infinite timeout
Allow carrier FRU invalid	Yes	Allows the NAT-MCH to operate with internal
		default values if no valid backplane FRU device is
		found.
		If the flag is not set and the backplane FRU content is
		found invalid, the Carrier Manager will not enter
		normal operation mode.
Overrule carrier FRU	No	Overrules the backplane FRU device and uses internal
		defaults
Shutdown system if MCH goes	No	Shutdown all resources of the system if the Carrier
down		Manager of the NAT-MCH goes into M6 state.
Enable Clock E-keying	No	Enables Clock Source (if present) that matches a
		Clock Receiver of AMC (if present in Clock
		Configuration Record on AMC).
		Disables Clocks if AMC is removed. If the clock
		script is enabled, the Clock Source will not be enabled
		automatically. The NAT-MCH will check the script
		file and will enable the clocks if the script entries are
		valid.
Debugging Flags	0	Allows debugging or analyzing of certain areas of an
		uTCA system. (***)

Table 6: Carrier Manager Configuration

<u>Note (*):</u>

According to the uTCA specification, the carrier number is defined either in the backplane FRU device or by DIPswitches, which can be read from an I/O expander at the I²C address 0x3e of the backplane I²C bus. N.A.T. has added a third option, which can overrule the previous two by setting the carrier number in the **NAT-MCH** configuration record.

Note (**):

If the handle of an AMC module is opened, the **NAT-MCH** transitions the module into state M6 and waits for the "Quiesced" event message. As modern CPUs and operating systems may take up to minutes to shut down completely, a configurable timeout has been added, which defines how long the **NAT-MCH** will wait for the "Quiesced" event message before it turns.

<u>Note (***):</u>

If a management problem in an uTCA system occurs, it might be extremely helpful to switch on certain debug options to identify the cause of the problem. Therefore, the **NAT-MCH** allows setting debug levels for specific areas, like E-Keying, Cooling Unit management, etc.



Important:

In a complex system, it is easy to overload the system by debugs, especially if several debug options are turned on at the same time. As the display is flooded with message in this case, it might become difficult to turn off the debugs again as access to the CLI is limited.

In this case, the system should be power cycled and the bootstrap process should be aborted by typing "z" immediately after the system has come up. This allows modifying the configuration parameters without disturbance from any debug output.

5.4.4 SEL Configuration Flags [6]

The SEL flags configure the behavior of the Sensor Event Log (SEL).

Configuration Option	default	Description	
Keep on Read	Disabled	If enabled, SEL entries are not deleted upon read	
Allocate SEL in non-volatile RAM	yes	Allocate system event Log in non-volatile MRAM	
Ignore 'version change' sensor	yes	Ignore version change sensor if enabled.	

Table 7: SEL Configuration Flags

5.4.5 GbE Switch Configuration [7]

The GbE Switch Configuration is used to configure the Ethernet switch located on the baseboard of the **NAT-MCH**. The different configuration options of the GbE switch are described in a separate manual (refer to Ethernet Switch Configuration Manual).

Configuration Option	default	Description
configuration source	none	Specifies the source for the GbE switch configuration.
		• no configuration
		• load from FLASH
Ignore Backplane FRU Info	no	Ignores backplane FRU information in switch management platform and assumes a standard mapping scheme (use 'show_fruinfo 253' to display assumed backplane mapping).

Table 8: GbE Switch Configuration

5.4.6 CLK Module Configuration [8] (optional)

The following options are used to configure the CLK module optionally mounted on the **NAT-MCH**. The clock module can be configured via a text based configuration file. For more information, please refer to chapter 10.2 "Clock Module Configuration".

Configuration Option	default	Description
configuration source	none	Specifies the source of the CLK module configuration.* • no configuration
		• load from FLASH

Table 9: CLK Module Configuration



5.4.7 PCIe Switch Configuration [9] (optional)

By the PCIe configuration parameters, the operation of the optional PCIe Hub module is controlled.

Configuration Option	default	Description	
Upstream slot power up delay	5 sec	Delay applied to the slot where the upstream CPU (root complex) resides in. The delay is applied before payload power is turned on. (*)	
PCIe hot plug delay for AMCs	0 sec	Delay applied to the slots where downstream AMCs reside in. The delay is applied after payload power is turned on. (*)	
100 MHz spread spectrum clock (**)	Disabled	If enabled, the FCLKA clock will be of spread spectrum type with 100 MHz means. If disabled the FCLKA is a 100MHz fixed clock.	
hot plug support	Disabled	Enables PCIe Hot Plug Support. Refer to Appendix E "PCIe Hot Plug Support (optional)" for details on how the NAT-MCH firmware is handling the hot plug signals.	
PCIe early Ekey	Disabled	Executes the E-Keying before payload power is applied	
'no ekey' for PCIe	Disabled	The PCIe ports are only enabled during E-Keying from NAT-MCH Firmware version V2.15 upwards when the E-Keying information match. To get a downwards compatible behavior, this can be deactivated by setting the parameter 'no ekey' for PCIe to option enabled. In this case, the PCIe ports are always enabled regardless of the E-Keying information.	

Table 10: PCIe Switch Configuration

<u>Note (*):</u>

The power-up sequence and delays defined by the backplane FRU info device might not be sufficient in all situations for systems with PCIe boards, as usually all I/O boards need to be ready before the CPU board may start its PCI scan.

Therefore, an extra delay in the **NAT-MCH** configuration record can be defined for the PCIe upstream host. The settings for the second PCIe cluster are only valid if "PCIe clustering" is enabled via the corresponding flag.

Note (**):

The configuration option '100 MHz spread spectrum clock' is only applicable when the PCIe Hub module is not assembled as option LOSC.



5.4.8 SRIO Switch Configuration [9] (optional)

By the SRIO configuration parameters, the operation of the optional SRIO Hub module is controlled.

Configuration Option	default	Description	
operating mode	No uplink Operation mode of the SRIO Switches:		
		• No uplink, dual x4 Interconnect (default)	
		• Dual Uplink Mode	
		 Single Uplink + BP Fabric Update 	
SRIO module configuration	no configuration	Load SRIO module configuration:	
source	_	• no configuration: 0	
		• load from FLASH: 1	

Table 11: SRIO Switch Configuration

5.4.9 NTP Configuration [10]

The NAT-MCH offers two client applications to obtain the date and time over the internet.

5.4.9.1 Time Protocol (TP)

The Time Protocol is a network protocol defined in RFC 868 to provide a site independent and machine readable date and time. A client uses TCP or UPD port 37 to request the time as 32-bit integer representing the number of seconds since 1. January 1900 GMT from the server.

Since the TP functionality was superseded by NTP/SNTP, several time servers do not longer support this protocol and requested packets may be lost without reply.

The Time Protocol client application on the NAT-MCH is 'rdate'.

5.4.9.2 Network Time Protocol (NTP)

Network Time Protocol (NTP) is a networking protocol defined in RFC 5905 for clock synchronization between computer systems over packet switched, variable latency data networks. NTP provides UTC including scheduled leap second adjustments. No information about time zones or daylight saving time is transmitted.

The Simple Network Time Protocol (SNTP) is a less complex implementation of NTP, using the same protocol but without requiring the storage of time states and adjustments over extended periods of time.

The NTP/SNTP client application on the **NAT-MCH** is 'ntpdate'. Differentiation between NTP and SNTP is obsolete on the **NAT-MCH**, since it does not store time states and adjustments. The NTP client of the **NAT-MCH** can be enabled and configured by the following parameters:



Configuration Option	default	Description
NTP server IP	0.0.0.0	IP address of the NTP server in dot notation.
NTP 'check for time' delay	0	Time interval to request a time update from the time
minutes		server. Minutes and hours are added to define the poll
NTP 'check for time' delay hours	0	time.
NTP local time offset	0	Local time offset to GMT in hours. This is an integer
		number between -12 and +12, which is added to the
		retrieved time to define the current time on the NAT-
		MCH.
		<i>Note:</i> Negative numbers of hours are displayed as 256
		- <hours> in the NAT-MCH configuration.</hours>
configuration flags:		
NTP client protocol	TP	Selects the client for TP or NTP/SNTP protocol.
NTP client	disabled	Enables/disables time request client on the NAT-
		MCH.

Table 12: NTP Configuration

5.4.10 DHCP Configuration [11]

The built-in DHCP client can be configured by the following parameter:

Configuration Option	default	Description
Hostname		Designated Hostname for this NAT-MCH

Table 13: DHCP Configuration

Note: The DHCP client is activated by setting the configuration option *<IP address source>* to "*DCHP*" in the global **NAT-MCH** parameters.



6 Updating the NAT-MCH firmware

Firmware updates are supplied to customers because of bug fixes or enhancements implemented by N.A.T..

To execute a firmware update, the binary image supplied by N.A.T. (a TAR-file containing firmware images for several components is provided) must be available on a TFTP server within the customer's network. The **NAT-MCH** must be connected to this network via the management Ethernet port and a terminal must be connected to the console port.

6.1 Firmware Update via CLI

The firmware update is started by typing <update_firmware> at the command line prompt. The path information of the new binary image is needed; <ip-address> has to be written in the form factor "xxx.xxx.xxx":

<ip-address:/path/to/the/new/firmware/bin-file>

If the given information is correct, the new firmware image will be loaded and stored into the onboard FLASH device.

Warning: Do not power cycle the system during this process!

When programming was successful, power cycle the system to boot the new firmware.

<u>**Problem tracking:**</u> In most cases the TFTP download does not work, file protections on the TFTP server are not set correctly, or firewalls prevent the **NAT-MCH** from downloading the image.

6.2 Firmware Update via web interface

It is possible to update several components of the **NAT-MCH** (like firmware, bootloader, microprocessor etc.) via web interface. For this purpose, a TAR-compressed collection of firmware-updates is supplied by N.A.T..

Update procedure:

- Download TAR-file to local space
- Access the web interface, select "Update MCH" from the web interface, and open the saved file
- Clicking "Upload" displays a table with the current version of each updateable component of the NAT-MCH as well as the new version provided by N.A.T.
- Select which components should be updated: if the version in the TAR-file is newer than the current version, the update is selected automatically. If the version provided in



the TAR-file is older than the current version and "Update this device?" is checked manually, the component will be downgraded.

> After selecting the components to be updated, click "Update" and WAIT UNTIL UPDATE HAS COMPLETED.

The update may take several minutes depending on which and how many components are upgraded. A notification is given, when the update is completed and successful.

Note: The update function works with TAR-compressed files provided by N.A.T. only. Uploading a binary firmware file or a zip-compressed firmware file in the web interface will not work. If no updateable components are visible in the second step, please re-check the file type.



7 Management Interface

For interfacing to an external shelf or system controller, the **NAT-MCH** is equipped with an Ethernet based management port. The management port can either reside on the front panel 100 BaseT port, or on the GbE Uplink port. One of the GbE Uplink ports is the designated management port; by default this is port "GbE 1". The assignment can be changed in the **NAT-MCH** configuration record.

An external shelf or system controller can communicate with the **NAT-MCH** by the exchange of IPMI messages. The IPMI messages are encapsulated in RMCP packets for transport via Ethernet. By this standard interface, the user has access to a broad range of open source and commercial tools to access and manage the **NAT-MCH**.

The N.A.T. graphical system management JAVA application "N.A.T. NATView" utilizes this interface as well.

7.1 Software Structure

The following figure gives a basic overview about software structure on the NAT-MCH.



Figure 9: Software structure overview



The System management software (SMS) is running on a host system that communicates over the Remote Management Control Protocol (RMCP) via Ethernet with the **NAT-MCH**. The **NAT-MCH** itself implements base management controller (BMC) functionality and communicates via IPMI messages via I²C with hardware modules (e.g. Cooling Units, Power Modules, AMC cards) that run hardware module specific software.

The next figure gives an example for a software implementation that uses a graphical JAVA application running on top of the OpenHPI (see Fehler! Verweisquelle konnte nicht gefunden werden. "Fehler! Verweisquelle konnte nicht gefunden werden.") middleware on the host system:



Figure 10: Software Structure Details

The system management software is described more detailed in the following chapters.

The software on the **NAT-MCH** can be divided up into two parts: first a layer structured stack that implements the interfaces to external systems (host and hardware) and the message handling, and second helper modules to save data (IPMI data base, FRU inventory, SDR



repository, SEL) and communication information (session management). Shelf Manager capability is optional and can be configured (see chapter 5.4.2 "Shelf Manager Configuration [4]") to allow usage of an external shelf manager, e.g. on a host system or an AMC module. Note that the SEL on the **NAT-MCH** is kept in memory but not stored into persistent memory.

7.2 Communication between Host System and NAT-MCH

Communication between a host system and the **NAT-MCH** is done via IPMI messages. To allow a flexible and common available transport of these IPMI messages, the **NAT-MCH** offers an Ethernet based management interface.

7.2.1 Remote management control protocol

Transport over Ethernet usually requires some high level protocols to be used. The **NAT-MCH** implements a Remote Management Control Protocol (RMCP, defined by the Distributed Management Task Force (DMTF, <u>http://www.dmtf.org/</u>) interface whereby the IPMI messages are embedded into the RMCP messages that are sent using UDP via an Ethernet channel.

The RMCP fulfills all requirements that are necessary to transfer IPMI messages over the Ethernet:

- Presence echo mechanism (RMPC ping/pong messages)
- Message flow control via sequence numbers
- Support for multi-session
- Transfer of session header
- Support for authenticated access
- Per-message authentication disable
- User-level authentication disable

The **NAT-MCH** supports access to the RMPC interface via its front Ethernet management interface as well as via its backplane Ethernet interface. Selection between these two interfaces can be configured (refer to chapter 5.4 "Displaying and Changing **NAT-MCH** Operational Parameters").

7.2.2 Supported IPMI messages

Handling of IPMI messages is done within a separate module of the software. The message module's configuration and a list of supported messages can be obtained using the CLI command 'imsg_info' (refer to chapter 8 "Command line interface"). This command allows printing the compile time configuration (list of supported message modules), the run time configuration, and a list of request messages that are supported.



7.3 Host software overview

7.3.1 N.A.T. JAVA GUI Application 'NATView'

NATView is a graphical application that can be used to monitor and control an uTCA system using IPMI messages. The application is written entirely in Java – it should therefore run on every operating system that is able to execute the Sun Java Runtime Environment (JRE).



Figure 11: NATView GUI

7.3.1.1 Supported Java Releases

NATView requires Sun Java 1.6 or higher. This Sun Java version was chosen to guarantee the largest possible JRE installation basis on Window, Linux, and Mac OS X systems. If in doubt enter

java -version

to call a command prompt window. An appropriate copy of the Sun JRE can be obtained at java.sun.com.

7.3.1.2 Getting NATView

NATView can be downloaded from the N.A.T. FTP server **ftp.nateurope.com**. Username is **natmch**, password is **natmch** as well.



For **NAT-MCH** firmware 1.24 or higher, download latest released archive; for an older firmware version use NATView 1.25. Both archives contain all necessary data and documentation.

7.3.1.3 Installing and Running NATView

NATView is usually distributed as a zip archive. The following steps will install NATView on the system:

- 1. Extract the content of the zip archives to an empty directory. This empty directory will be the root directory of the application.
- Start the application from within the root directory. (Otherwise, the application cannot find the board images in the subdirectory *images*.)
 From the command line type

cd <root-directory> java -jar natview.jar

7.3.1.4 Further information

Information that is more detailed can be found in the documentation that is accompanying the software.

7.3.2 IPMItool

IPMItool (available at <u>http://ipmitool.sourceforge.net/</u>) is an open source utility that runs on a Linux PC for managing and configuring devices, which support the Intelligent Platform Management Interface. IPMI is an open standard for monitoring, logging, recovery, inventory, and control of hardware that is implemented independently of the main CPU, BIOS, and OS. The service processor (or Baseboard Management Controller, BMC) is the brain behind platform management and its primary purpose is to handle the autonomous sensor monitoring and event logging features.

The IPMItool program provides a simple command-line interface to this BMC. It features the ability to read the sensor data repository (SDR) and print sensor values, display the contents of the System Event Log (SEL), print Field Replaceable Unit (FRU) inventory information, read and set LAN configuration parameters, and perform remote chassis power control.

IPMItool was not written to provide large-scale management application functionality. The functionality is easily accomplished by sending simple IPMI request messages and parsing the returned response. It is intended to be used by system administrators who like the simplicity and scriptability of command-line utilities, as well as those debugging or developing their own BMC implementations.

Please note that ipmitool is still under development. N.A.T. recommends using at least version 1.8.11 since this version fixes some already known bugs (e.g. wrong decoding of SEND_MESSAGE responses).

7.3.2.1 ipmitool call syntax

The following list gives examples for ipmitool call syntax:

Common syntax to access the NAT-MCH over RMCP:
ipmitool -H <ip address> -P "" <command>

Common syntax to access a target device behind the **NAT-MCH**:

ipmitool -H <ip_address> -P ``' -t <target_I2c> <command>

Common syntax to access a target device behind the **NAT-MCH** using 'double bridged' OEM messages:

ipmitool -H <ip_address> -P ``" -t <target_I2c> -T <target2_I2c> raw <nfn> <cmd> <data>

where nfn is the network function code, cmd the IPMI message command, and data the IPMI message data part given as hexadecimal values.



7.3.3 Management Interface for NAT-JSM

This chapter gives a brief overview on the user interface of the NAT-JSM offered by the NAT MCH.

7.3.3.1 Overrule Rotary Switch on NAT-JSM

The rotary switch position on the front panel of the **NAT-JSM** module can be overruled via the **NAT-MCH** web interface. Via the drop down menu of the JTAG-JSM configuration, select new target device and confirm with *Override* button.

	JTA	G Switch	Module Confi
	JTA	G-JSM Switch M	Aodule Configuration
Active JTAG device	AMC11 ‡	Override	
Overriding Disabled	AMC1 AMC2 AMC3 AMC4 AMC5 AMC6 AMC6 AMC7 AMC8 AMC9	Overriding x Virtual Cable	
Xilinx Virtual Cable S	AMC10		enabled 🜲
Base TCP Port	AMC11		2550
Default JTAG Freque	PM_1 PM_2 MCH1		3.3MHz ‡
JTAG Device TC	MCH2	JTAG Device	TCP Port
AMC1 25	50	AMC9	2558
AMC2 25	51	AMC10	2559

Figure 12: Overrule rotary switch position

The rotary switch overriding can be reset/disabled anytime by the button "Reset overriding" to define current JTAG device via rotary switch state.

Note: The changes are applied immediately, but are not saved on board permanently. After reboot or power cycle, the current target device corresponds to rotary switch position.



7.3.4 Xilinx Virtual Cable Daemon

The **NAT-MCH** provides a TCP/IP based communication interface for the **NAT-JSM** module. This new server side application running on the **NAT-MCH** supports the Xilinx Virtual Cable (XVC) Protocol. The proprietary interface between the **NAT-MCH** and the **NAT-JSM** board allows the Xilinx client software to access JTAG programming targets. The figure below illustrates the JTAG data flow from the Xilinx software to the target JTAG device.



Figure 13: Block Diagram of XVC Connectivity Topology

Note: communication between the **NAT-MCH** and the **NAT-JSM** requires FPGA version 1.10 or later on the **NAT-MCH** baseboard.

7.3.4.1 Base TCP port

The **NAT-MCH** is listening on separate TCP ports for the 16 programming targets. The first TCP port named *Base Port* is tunable and can be set/save by user. The other fifteen ports are automatically selected by incrementing the Base Port number. Therefore, each programming target becomes dedicated TCP port to be programmed by the XVC client software. To view the mapping between TCP port and JTAG target, use the menu *JSM* of the web interface on the **NAT-MCH** (Figure 14).

7.3.4.2 Default JTAG Frequency

The **NAT-MCH** generates the JTAG signals that are interconnected via the **NAT-JSM** module to a JTAG device. The signal frequency is controlled by the XVC client. If the client does not control the frequency, the default JTAG Frequency is applied. In this case, the **NAT-MCH** offers the configuring interface of the default JTAG Frequency.



JTAG-JSM Switch Module Configuration						
Active JTAG device AMC11 Coverride Overriding Disabled Reset Overriding						
	Xilinx Virtual Cable					
Xilinx Virtual Cable Serverenabled tBase TCP Port2550Default JTAG Frequency3.3MHz t						
JTAG Device	TCP Port	JTAG Device	TCP Port			
AMC1	2550	AMC9	2558			
AMC2	2551	AMC10	2559			
AMC3	2552	AMC11	2560			
AMC4	2553	AMC12	2561			
AMC5	2554	PM_1	2562			
AMC6	2555	PM_2	2563			
AMC7	2556	MCH1	2564			
AMC8	2557	MCH2	2565			
Apply Discard						
Reset Configuration						

Figure 14: NAT-JSM Menu

7.3.4.3 Reboot XVC-Server by Parameter Changing

If the Base Port and/or default JTAG Frequency has been changed, press the button *Apply* to confirm the change and save it on board permanently.

The changing of the Base Port and/or default JTAG Frequency initiates the restart of the XVC Server. Therefore, all XVC connections will be aborted.

7.3.4.4 XVC-Client

Three products of Xilinx were known to support XVC: Vivado, Lab Tool, and ChipScope Pro Analyse. The applications were tested regarding compatibility with the **NAT-MCH** and **NAT-JSM**.

Initiating of the connection between Vivado application and any AMC is shown in the example below. To establish the connection, open the Vivado Hardware Manager. Then start a Hardware Server session with the following command in the Tcl Console:

>> connect_hw_server

Now open hardware target with the following *TCP* command in the Tcl Console:

NAT-MCH – User's Manual



>> open_hw_target -xvc_url <IP_Address>:< _Port>,

where <IP_Address> is the IP address of a NAT-MCH and <TCP Port> is the TCP port corresponding to particular target device.

The Lab Tool and ChipScope Pro Analyse can built JTAG connection over TCP via NAT-MCH in a similar way.

7.4 SNMP

7.4.1 SNMPv1 Protocol Stack

With firmware release V2.20.2, the **NAT-MCH** supports the SNMPv1 protocol. This protocol stack is a part of the Light Weight IP project, which is licensed under a BSD-style license (refer to Appendix F 1).

The SNMP of LwIP supports the following methods:

- GET-Response
- GET-NEXT-Response
- SET-Response
- SEND Trap
- Variable binding
- Community

7.4.2 Standard and Private MIBs

All SNMP communication between a management software and the **NAT-MCH** is based on the Object Identifier (OID) tree. It is possible to extend this OID tree, so new devices can be integrated. This extension is done by MIB (Management Information Base) files, which can be imported by the SNMP management software.

7.4.3 MIB-2

The MIB-2 [OID = 1.3.6.1.2.1] is the most important standard MIB specified by RFC1213. This management group is defined for use with network management protocols in TCP/IP-based internets. MIB-II support is already integrated into the protocol stack.

Furthermore, the **NAT-MCH** provides an ifTable of MIB-2 for an Ethernet switch port to request port information like ifDescr, ifOperStatus, ofAdminStatus etc.



7.4.4 Private MIB of NAT-MCH

N.A.T. supplies all necessary SNMP related information about the **NAT-MCH** using private MIBs.

{iso(1).identified-organization(3).dod(6).internet(1).private(4).enterprise(1).27768(N.A.T.). 1(products).1(natMCH)}

[OID = 1.3.6.1.4.1.27768.1.1].

These MIBs are representing:

- Generic Board Information of the **NAT-MCH** and its modules.
- SNMP Traps for MCH Events
- NAT-MCH Management Environment: FRUs, Power Modules, and Cooling Units.

7.4.4.1 General Board Information of the NAT-MCH

Generic Board Information of the NAT-MCH and its modules (e.g. version and serial number see figure below).

The nmchVerInfo contains version information about all available components of:

- NAT-MCH Base
- Clock module
- Hub module



It places at the OID subtree [OID = 1.3.6.1.4.1.27768.natMCH(1).nmchVerInfo(1)]:

• natMCH(1)
o nmchVerInfo(1)
<pre>nmchBaseMdlVer(1)</pre>
 nmchBaseFwVer(1)
 nmchBaseFpgaVer(2)
 nmchBaseMcVer(3)
 nmchBaseAssmblOpt(4)
 nmchBaseBrdSn(5)
 nmchBaseBrdRev(6)
 nmchBasePcbVer(7)
<pre>nmchClkMdlVer(2)</pre>
 nmchClkPcbVer(1)
 nmchClkMcVer(2)
 nmchClkFpgaVer(3)
 nmchClkAssmblOpt(4)
 nmchClkBrdSn (5)
 nmchClkBrdRev(6)
<pre>nmchHubMdlVer(3)</pre>
 nmchHubMdlType(1)
 nmchHubPcbVer(2)
 nmchHubFpgaVer(3)
• nmchHubMcVer(4)
 nmchHubUplTvpe(5)
• nmchHubBrdSn(6)
• nmchHubBrdRev(7)

Figure 15: Private MIB General Board Information

7.4.4.2 SNMP Traps

SNMP is frequently used to monitor systems for fault conditions such as temperature violations and other system events. These are sent to the manager by an agent when an issue needs to be reported. The **NAT-MCH** supports three types of SNMP traps:

- IPMI Traps
- BootNotification Traps
- LinkUp Trap



7.4.4.2.1 IPMI Traps

Whenever a sensor threshold is trespassed, IPMI events are generated and sent to the carrier manager. SNMP implements this behaviour by using so-called SNMP traps, that are sent to the SNMP manager. SNMP traps are specified in IPMI Platform Event Trap Format Specification v1.0 (1998) and implemented by Wired for Management MIB:

[OID=1.3.6.internet(1).private(4).enterprises(1).wired_for_management(3183).PET(1). version(1)]

7.4.4.2.2 BootNotification Trap

The **NAT-MCH** generates a trap bootNotification, if the primary IP interface has been configured previously. The trap is sent once only, when the **NAT-MCH** becomes primary role (on start-up or after switchover):

[OID = 1.3.6.1.4.1.27768.1.nmchEvents(2). bootNotification (1001)]

The bootNotification cares variable bindings to refer regular IP interface:



Figure 16: Private MIB BootNotification Variable

main IP interface: [OID = 1.3.6.1.4.1.27768.1.nmchEvents(2).bnInfo(1).mainIP(1)]

primary IP interface: [OID = 1.3.6.1.4.1.27768.1.nmchEvents(2).bnInfo(1). primIP(2)]

and their shared MAC address: [OID = 1.3.6.1.4.1.27768.1.nmchEvents(2).bnInfo(1).macAddr(3)]

7.4.4.2.3 LinkUp Trap

The NAT-MCH supports linkup to notify a new link state of an Ethernet port/interface:

[OID = 1.3.6.1.6.3.1.1.5.4]

The trap is sent automatically, when the link state of an Ethernet switch port has been changed. The trap contains an interface variable (ifTable of MIB-2) to refer to the event port and to notify a new link state of a port.



7.4.4.3 MCH Management Environment

The private MIB gives an overview about system components managed by the **NAT-MCH**. It provides information about FRUs, Power Modules, and Cooling Units located at subtree [OID = 1.3.6.1.4.1.27768.1.nmchMgnt (3)]:



Figure 17: MCH Management Environment Subtree

7.4.4.3.1 FRUs

The leaf fruNumber defines the number of all available FRUs. The fruTable is a SNMP table that collects detailed information about all FRUs.

	fruId	fruState	fruName		fruBo	ardInfo		
fruIndex				fru	fruBoard	fruSerial	fruPart	fruFileId
				Manufacturer	Name	Number	Number	
1	mcmc(3)	mstate(4)	NATMCH-MCMC	N.A.T. GmbH	NAT-NCH	7938	0b03	-
1				Germany				
2	amc(1)	mstate1(1)	NAMC 8569 CPU	N.A.T. GmbH	NAMC	4413513553	0b13	-
2				Germany	8569 CPU			
2	clock1(60)	mstate(4)	MCH-Clock	N.A.T. GmbH	Unknown	744	-	-
3				Germany	Board Name			
•••					•••			

 Table 14: fruTable - Example for FRU Table

The size of fruTable equates to fruNumber.



7.4.4.3.2 Power Modules

The subtree powerModule contains information about all Power Modules in the system.

[OID = 1.3.6.1.4.1.27768.1. nmchMgnt (3). powerModule (2)]

```
o powerModules(2)
       pmNumber(1)
     pmTable(2)
     • pmEntry(1)
                o pmIndex(1)
                o pmFruId(2)
                o pmMode(3)
                o pmBudget(4)
                     pmBudgetAllocated(1)
                       pmBudgetAvailable(2)
                     pmBudgetTotal(3)
       pmChanNumber(3)
       pmChanTable(4)
            pmChanEntry(1)
                o pmChanIndex(1)
                o pmChanPmIndex(2)
                o pmChanNr(3)
                o pmChanFruId(4)
                o pmChanPS1(5)
                  pmChanMP(6)
                0
                  pmChanPP(7)
                0
                o pmChanAmps(8)
```

Figure 18: PowerModules Subtree

The leaf pmNumber(1) defines the number of all available Power Modules and specifies the size of the pmTable. The pmTable(2) is a SNMP table that provides general information about each Power Module.

nmIndor	pmFruId	pmMode	pmBudget		
pmindex			pmBudgetAllocated	pmBudgetAvailable	pmBudgetTotal
1	50	pmnormalmode(1)	8.0 A	17.0 A	25.0 A
2	51	pmnormalmode(1)	0.0 A	0.0 A	25.0 A



The leaf pmChanNumber(3) defines the number of all available power channels of all Power Modules and specifies the size of the pmChanTable. The pmChanTable(4) is a SNMP table that provides detailed information about each power channel.

pmChan Index	pmChan PmIndex	pmChan Nr	pmChan FruId	pmChanPS1	pmChanMP	pmChanPP	pmChan Amps
1	1	mch1(1)	mcmc1(3)	presented(1)	managementpower(1)	powerpayload(1)	1.0 A
2	1	mch2(2)	mcmc2(4)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
3	1	cu1(3)	cu1(40)	presented(1)	managementpower(1)	powerpayload(1)	2.5 A
4	1	cu2(4)	cu2(41)	presented(1)	managementpower(1)	powerpayload(1)	2.5 A
5	1	amc1(5)	$\operatorname{amc1}(5)$	presented(1)	managementpower(1)	powerpayload(1)	2.
6	1	amc2(6)	amc2(6)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
7	1	amc3(7)	amc3(7)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
8	1	amc4(8)	amc4(8)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
9	1	amc5(9)	amc5(9)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
10	1	amc6(10)	amc6(10)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
11	1	amc7(11)	amc7(11)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
12	1	amc8(12)	amc8(12)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
13	1	amc9(13)	amc9(13)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
14	1	amc10(14)	amc10(14)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
15	1	amc11(15)	amc11(15)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
16	1	amc12(16)	amc12(16)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
17	2	mch1(1)	mcmc1(3)	presented(1)	managementpower(1)	powerpayload(1)	1.0 A
18	2	mch2(2)	mcmc2(4)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
19	2	cu1(3)	cu1(40)	presented(1)	managementpower(1)	powerpayload(1)	2.5 A
20	2	cu2(4)	cu2(41)	presented(1)	managementpower(1)	powerpayload(1)	2.5 A
21	2	amc1(5)	amc1(5)	presented(1)	managementpower(1)	powerpayload(1)	2.
22	2	amc2(6)	amc2(6)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
23	2	amc3(7)	amc3(7)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
24	2	amc4(8)	amc4(8)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
25	2	amc5(9)	amc5(9)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
26	2	amc6(10)	amc6(10)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
27	2	amc7(11)	amc7(11)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
28	2	amc8(12)	amc8(12)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
29	2	amc9(13)	amc9(13)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
30	2	amc10(14)	amc10(14)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
31	2	amc11(15)	amc11(15)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A
32	2	amc12(16)	amc12(16)	notpresented(0)	nomanagementpower(0)	nopowerpayload(0)	0.0 A

Table 16: pmChanTable - Example for Power Channel Table

Each power channel belongs to a particular Power Module referred by the pmChanPmIndex field.



7.4.4.3.3 Cooling Units

The subtree coolingUnits contains information about all Cooling Units in the system.

[OID = 1.3.6.1.4.1.27768.1. nmchMgnt (3). coolingUnits(3)]

0	<pre>coolingUnits(3) cuNumber(1 cuTable(2)</pre>)
	• cuEnt	ry(1)
	0	cuIndex(1)
	0	cuSite(2)
	0	cuFruId(3)
	0	cuSpeedMin(4)
	0	cuSpeedNorm(5)
	0	cuSpeedMax(6)
	0	cuSpeedLevel(7)

Figure 19: Cooling Units Subtree

The leaf cuNumber(1) defines the number of all available Cooling Units and specifies the size of the cuTable. The cuTable(2) is a SNMP table that provides general information about each Cooling Unit.

cuIndex	cuSite	cuFruId	cuSpeedMin	cuSpeedNorm	cuSpeedMax	cuSpeedLevel
1	cu1(1)	cu1(40)	1	5	10	4
2	cu2(2)	cu2(41)	1	5	10	4

7.4.5 SNMP Parameters

The SNMP has two parameters that can be configured:

The parameter "Enable/Disable" state determines the initialization state of a SNMP server after **NAT-MCH**-firmware startup.

The parameter "IP address of the Trap Receiver" sets the IP address of the host, which has to receive and to process the SNMP traps generated by the **NAT-MCH**. To apply, a reboot of the **NAT-MCH** is necessary. If the Trap Receiver option has not been configured or the IP address is set to <0.0.0.0>, the **NAT-MCH** generates no SNMP Trap.



7.4.6 SNMP Settings – Web Interface

The SNMP can be configured over web interface of the **NAT-MCH**. Use "SNMP Options" which are available in the "Base Configuration" menu.

SNMP parameter	Current Configuration
SNMP server	disabled -
Destination IP for SNMP Traps	0.0.0

Figure 20: Web Interface – SNMP Options

To apply a new configuration, please confirm the changes by "Save" and reboot the NAT-MCH.



8 Command line interface

The **NAT-MCH** has a command line interface which allows users to initially set up configuration parameters as well as supplying low-level diagnostic information. The command line interface is available at the console port.

The commands supported by the command line interface may vary with the firmware version. For a current list of available commands enter "?" at the command line prompt. Please note that some commands are intentionally not listed in the table because they are used for testing purpose only. The command line interface supports the following commands:

Command	Parameter	Description
		Loads a new firmware image and stores in onboard FLASH device
Lo		(see chapter 6 for details).
		Note: This command is only available in the initial bootstrap loader.
bi		Board Information
		Prints the vital product information record (i.e. Serial number,
		Hardware revision, and release codes).
		Baud Rate Configuration
		Configures the NAT-MCH's serial interface baud rate by entering the
br		desired baud rate, e.g. 19200 or 9600. The configured baud rate is stored
		in an on-board EEPROM and therefore valid after a reboot.
		<u>Note:</u> If the baud rate was changed, the terminal's baud rate has to be
		re-configured, too.
		Boot String Configuration
bs		This command allows to select between loading the NAT-MCH
		firmware from FLASH or to download a firmware image using IFIP.
		Default is to start the NAT-MCH firmware from FLASH.
ір		IP configuration
		Configures IP addresses, net mask, broadcast address, and gateway.
		Allows changing the password which is verified before starting a
		Allows changing the password which is verified before starting a telepet/sch session or an opening web interface. A password length of
		not less than 8 to maximum 16 characters is required
root_pw		Entering just $\langle CR \rangle$ without any other characters will delete the
		nassword. On the next telnet session start, no password verification will
		be executed. The ssh password and the web interface will be reset to the
		default (user: root, pw: nat) in that case.
reboot		Reboot the NAT-MCH
update firmware		Update the NAT-MCH firmware in FLASH
history		Recall console history buffer
update_fpga		Update the FPGA firmware
		NAT-MCH configuration parameters
mch		Shows the NAT-MCH configuration parameters as they are stored in
		the onboard I ² C PROM. Parameters can be modified by [mmch].
mahafa		Modify NAT-MCH configuration parameters
menerg		(see chapter 5.4)
cmu_dbg		Configure CM upper part debug
csif_dbg		Configure CM/ShM interface debug
imsg_dbg		Configure IPMI message debug



Command	Parameter	Description
lshm_dbg		Configure local ShM debug
red dbg		Configure redundancy module debug
rmcp dbg		Configure RMCP interface debug
sdrrep dbg		Configure SDR repository debug
sel dbg		Configure System Event Log debug
idb info		Print IPMI data base information
		IPMI message information
imsg info		Prints the implementation status of the supported IPMI messages on the
8		Host (RMCP) interface and can be used to print a list of IPMI messages
lshm info		Print local ShM information
		SDR renository information
sdrrep_info		Prints an overview of the Sensor Data Repository of the NAT-MCH
		System Event Log information
sel info		Prints the Sensor Event Log status and stored events in raw and decoded
sei_iiito		format
		Session information
session_info		Drint status of our ently active sessions
show allow		Show all activated connections
show_ekey		Show all EDUa
snow_iru	for 1	Sllow all FKUS
ah ann frusin fa	Iru_1d	FRU contents
snow_iruinio		Shows the contents of a FRU device selected by <iru_id>. For valid</iru_id>
		FRU numbers please refer to MTCA R1.0 table 3-3.
show pwrconf		Power Configuration
		Displays the power channel assignment by the backplane FRU device
show_cu		Show cooling unit
		Power Module Status
show_pm		Shows the current power allocation status for all AMC modules and
		Cooling Units.
show_sensorinfo	fru_id	Shows the sensor values of the selected FRU
version		Print firmware version information
ni		Print network configuration
arp		Manipulate the system ARP
••• P		Use 'arp -?' to obtain a list of options.
ifconfig		Print IP configuration
	IP address	Issue ICMP echo request
ping		This command supports several command line options. For more
		information on the command's usage type 'ping -?'
		Get date from remote host
rdate		Gets the date from a time server (default: TCP port 37) and sets the date
		if desired. Use 'rdate -?'
sw_mp		Ethernet switch management platform
vlanp_cfg		Port based VLAN configuration
vlanq_cfg		802.1Q VLAN protocol configuration
vlanx cfg		802.1x VLAN security protocol configuration
qos cfg		Quality of service menu - priority configuration
qos1p cfg		802.1p Ouality of service configuration
mirr cfg		Ethernet port mirroring configuration
show gbe links		Print link states information about all XAUI norts (since V2.16)
		Print all managed switch norts with the internal and physical
show_swp2p		mapping information

NAT-MCH – User's Manual



Command	Parameter	Description						
show_xaui_links		Print link states information about all XAUI ports						
show_xaui_mact		Print XAUI MAC table menu						
show youi stat		Open status of XAUI switch menu. Driver level - physical switch						
silow_xaul_stat		ports view.						
diag		Menu driven diagnostic tool						
ulag		This menu shall be used on NAT's explicit advice only!						
		FAN control						
fan ctl		Command to get fan properties and speed level, and to set the fan speed						
	level.	level.						
shutdown	<fru_id all=""></fru_id>	Graceful shutdown of FRU or all AMCs						
abutdown	system	Soft shutdown of system (recommended)						
snutaown	system_hard	Hard shutdown (turn off power for all FRU immediately)						
fru_start	<fru_id></fru_id>	Graceful start for FRU						
::		shows statistics of the IPMI busses (firmware version V2.22.0 at higher)						
ipmi_stat								

Table 18: List of CLI Commands



9 Webserver

The **NAT-MCH** has an integrated embedded webserver, which allows users to view and change configuration parameters of the **NAT-MCH**.

Before the webserver can be used it has to be enabled via the NAT-MCH configuration.

The onboard webserver can be accessed with any standard web browser by entering the IPaddress of the NAT-MCH's management port into the browser's address line. After the web browser has connected to the onboard webserver, the user is asked to enter a username and the associated password. The default values for these are:

Username: root Password: nat

The functions supported by the webserver may vary with new firmware releases. Currently the following functions are supported.

Function	Sub Functions	Description
Setup Functions:	•	·
Base Configuration	-	Provides a graphical configuration menu to change the basic configuration of the NAT-MCH corresponding to the command line interface command <i><mchcfg></mchcfg></i> .
Switch	-	The dropdown menu can be used to select the switch device to be configured.
Age Time	-	Provides a graphical configuration menu to change the Aging time for dynamically learned entries of the MAC table.
Port on/off	-	Provides a graphical configuration menu to change enable/disable state of an Ethernet switch ports. For more details, please refer to the Ethernet Switch Configuration Manual.
Port VLAN	-	Provides a graphical configuration menu to change the port based VLAN settings. For more details, please refer to the Ethernet Switch Configuration Manual.
802.1Q VLAN	-	Provides a graphical configuration menu to change the 802.1Q VLAN settings. For more details, please refer to the Ethernet Switch Configuration Manual.
802.1X	-	Provides a graphical configuration menu to change the 802.1X protocol settings. For more details, please refer to the Ethernet Switch Configuration Manual.



Function	Sub Functions	Description						
802.1P	-	Provides a graphical configuration menu to change the 802.1P protocol settings. For more details, please refer to the Ethernet Switch						
Port Mirroring	-	Configuration Manual. Provides a graphical configuration menu to change the port mirroring settings. For more datails, places refer to the Ethernet Switch						
	-	Configuration Manual.						
Jumbo frame		change the Jumbo frame settings. For more details, please refer to the Ethernet Switch Configuration Manual.						
Link Aggregation	-	Provides a graphical configuration menu to change the Link Aggregation settings. For more details, please refer to the Ethernet Switch Configuration Manual.						
Rapid Spanning Tree	-	Provides a graphical configuration menu to change the Rapid Spanning Tree settings. For more details, please refer to the Ethernet Switch Configuration Manual.						
SerDes/SGMII	-	Provides a graphical configuration menu to change the interfaces mode settings. For more details, please refer to the Ethernet Switch Configuration Manual.						
Link Status	-	Provides a graphical interface to view Ethernet link status.						
BCM5395/FM2000/FM4000 Counters	-	Provides a graphical interface to view detailed port status.						
Configure PCIe Virtual Switches (optional)		Provides a graphical configuration menu to change the PCIe Virtual Switch settings. For more details, please refer to the chapter PCIe- Hub Module (optional)						
PCIe Error Counter (optional)		Provides a graphical counter overview for Receiver Errors, BadTLP errors and BadDLLP errors on a port of PCIe switch.						
PCIe Link Status (optional)		Provides an overview of current link speed and current link width of ports on PCIe switch.						
SRIO GEN II - Status		Provides an overview of current link speed and current link width of all ports on both SRIO switches.						
SRIO GEN II - Routing Table		Provides Overview of Routing Tables						
SRIO GEN II - Error Rate		Provides Overview of the Error Rate counters						
SRIO GEN II - Port Statistic		Provides Overview of the Port Statistic counters						
Maintenance Functions:								
Script Management		Writes current configuration settings to the onboard FLASH or an external file for backup, or load settings from the onboard FLASH or an external file.						
	Download Startup configuration	Can be used to download the current configuration file stored in the onboard FLASH memory.						



Function	Sub Functions	Description						
	Download running	Can be used to generate the current configuration						
	configuration	as a text file. The configuration file will be						
		generated from the current settings of the						
		devices.						
	Load startup-	Load Startup configuration from FLASH						
	configuration	Configuration						
	Delete startup-	Delete Startup configuration from FLASH						
	configuration	memory. It provides the loading of the default configuration on booting.						
	Upload	Can be used to upload a configuration file.						
	configuration file	If the checkbox "Save configuration to FLASH						
		<i>memory</i> " is checked, the new configuration will also be stored in the opheard ELASH memory						
	Verify	Can be used to verify a configuration file with						
	configuration file	the configuration stored in onboard FLASH						
	8	memory.						
	-	Shows the hardware information and network						
		configuration of the NAT-MCH.						
Board Informations		If a clock or hub mezzanine is installed on the						
		NAI-MICH baseboard, additional information						
		mezzanines is displayed as well.						
	-	Reboots the NAT-MCH.						
Reboot NAT-MCH		Please note that after reboot the connection has						
		to be re-established manually via web-browser.						
		Opens a collection of firmware updates, shows						
Update MCH		current and new versions of each component, and						
		shall be undated (refer to chapter 6.2)						
	-	Opens a new browser window and loads the						
N.A.T. Webpage		N.A.T. homepage.						
Home	-	Displays the "Welcome" page of the NAT-MCH						
поше		web based configuration interface.						

Table 19: Webserver Functions

Note: Most of the changes demand a reboot of the **NAT-MCH** to apply. The webserver will show a message if a reboot is required.



9.1 PCIe-Hub Module (optional)

9.1.1 PCIe Virtual Switch Configuration (optional)

The setup function Configure PCIe Virtual Switches provides a graphical configuration menu to change the PCIe Virtual Switch settings. It is possible to configure up to 6 Virtual Switches for clustering features (only 4 Virtual Switches on HUB-PCIe-x80). For each Virtual Switch an upstream AMC port and the corresponding downstream ports can be selected separately. Furthermore, a non-transparent AMC port can be configured on Virtual Switch 0.

Additionally, a maximum link speed can be determined per PCIe switch port; usually a reduction is not necessary. Nevertheless, this feature can be helpful in systems in which transmission errors occur due to negotiating a too high link speed. In this situation, the maximum PCIe link speed can be reduced on the port of an AMC that shall be limited.

Configuration h BASE 1GbE • Age Time Port on/off Port VLAN 802.10 VLAN 802.1X	PCIe Virtual Switch configuration Select Host ANICs (Upstream) for each virtual switch that shall be enabled first. Select Host ANICs (Non-Transparent Upstream) for each virtual switch that shall be enabled afterwards. Select which ANICs shall be connected to each virtual switch as downstream in the end.														
802.1p Port Mirroring Jumbo Frame Link Aggregation Rapid Spanning Tree	Virtual Switch	Upstream AMC	NT-Upstream AMC	A M C 1 47	A M C 2 47	A M C 3 4.7	A M C 4 4.7	A M C 5 47	A M C 6 47	A M C 7 4.7	A M C 8 47	A M C 9 47	A M C 10 47	A M C 11 47	A M C 12 4.7
Link Status BCM5396 counters	none				0	0	0	0	0	0	0	O	0	0	0
gure PCIe Virtual hes	Virtual Switch 0	AMC 1_4 •	- none - 🔻	۲	٠	•		۰	۰		۰	•	•	٠	
ice	Virtual Switch 1	- none - 👻		0	0	0	0	0	0	0	0	0	0	0	0
Script Management	Virtual Switch 2	- none - +		0	0	0	0.	ė	e	0	0	0	0	0	0
m Information oot NAT-MCH	Virtual Switch 3	- nane - +		0	0	0	0	6	0	0	0	ó	0	0	0
te MCH ige Password	Virtual Switch 4	- none - +		0	0	0	0	0	0	0	0	0	0	0	0
. Webpage B	Virtual Switch 5	- none - +		0	0	0	0	0	0	0	0	0	0	0	0
	Max. Link			8.0 GT/s 👻	8.0 GT/s 👻	8.0 GT/s •	8.0 GT/s +	8.0 GT/s +	8.0 GT/s 👻	8.0 GT/s •	8.0 GT/s 👻	8.0 GT/s 👻	8.0 GT/s •	8.0 GT/s +	8.0 GT/s +
galitad SERVER byGGAhead Webserver	Apply Note: You need Save current Restore current	to click apply configuration nt configuratio	before you can to PCIe EEPROI on from PCIe EE	save your cl M PROM	nanges to EE	PROM.		-		-		-			

Figure 21: NAT-MCH PCIe Virtual Switch Configuration via Web-Interface

Once the PCIe Virtual Switch Configuration is set up for its benefits, the configuration can be stored permanently in the EEPROM. Therefore the button <Apply> has to be pressed first and afterwards the <Save> button. In case the configuration has been mixed up but the <Safe> button has not been pressed yet, the previous configuration can easily be restored by pressing the <Restore> button.


Note: The configuration might differ depending on the used backplane. Thus, it might be necessary to setup the configuration again when the **NAT-MCH** is used in a system with a different backplane. The button <Reset> should be pressed first before setting up the configuration.

Further, please note that operation of PCIe on AMC backplane Port 8-11 is not intended by the MTCA specification. Nevertheless this option is supported by the **NAT-MCH** firmware and HUB-PCIe (PBC \geq V2.1; AVR FW \geq V1.6 and FPGA image \geq V1.4).

From **NAT-MCH** firmware version V2.18 onwards the Link Width (e.g. x8 PCIe Link Width) can also be configured via the web-interface. The following conditions have to be fulfilled before this feature can be used:

- 1. backplane of the chassis needs to support this feature (e.g. like a **NATIVE-C1** chassis, in which the port 4..7 and port 8..11 of an AMC are routed as one AMC port 4..11 on the fabrics of the **NAT-MCH** towards the right PCIe switch ports of the HUB-PCIe module).
- x8 PCIe Link Width is only supported with a HUB-PCIe-x48 (PCB >=V2.5) or a HUB-PCIe-x80 module (related PCIe switch ports have to be routed to an AMC when configuring a x8 link width)

In case these conditions are fulfilled, the PCIe Link Width can be configured via the webinterface as shown in the following screen shot:

							٢	NAT-MC	H by N	I.A.T.								1. A.S.
Setup Base Configuration JSM				Li	nk Widt	th Config	iration											
Switch BASE 1GbE - Age Time		AMCA		AMC	3	AMC6		MC5		AMC1	AMC2							
Port on/off		0.44	7	0.44			17 0.44	4.7		4 4 7	0.44	7						
802.1Q VLAN		v/ v	vA	v/	v4	011	4r 011 x4 x4	4r	0	1 9r	v4 v	1						
802.1X	• x4 x4 x4 ○ x4 x4 x8 ○ x8 x4 ○ x8 x8	x4 >	x4	×* ×8		x4	x4 x4	x8	0 X4	x4	x4 x8	<u> </u>						
Port Mirroring		×8		x4	x4	x8	×4	×4	0	x8	x4 x4	1						
Jumbo Frame			O X8	×8	0 ×	x8 x8		_										
Rapid Spanning Tree	0		×16			0	x16		0	х	16							
Serdes/SGMII																		
Link Status BCM5396 counters	Apply Note: You	Discard	ok anni	ly hoforo i	you to config	nuro now width o	flinks											
Switch PCIe x80	Note: Tou	I need to chi	ск аррі	ly belore ;	you to coning	gure new width d	n miks.											
PCIe Virtual Switches																		
Link Status				PC	Ie Virt	tual Swite	ch confi	guration	n									
Maintenance																		
Script Management Board Information System Information Reboot NAT-MCH Update MCH	Select Host AMCs (Upstream) for each virtua Select Host AMCs (Non-Transparent Upstrea Select which AMCs shall be connected to ea			irtual switch t tream) for ea o each virtual	that shall be enable ich virtual switch th I switch as downsti	ed first. nat shall be ena ream in the end	irst. shall be enabled afterwards. m in the end.											
N.A.T. Webpage						AMC1		IMC2	AMC3		A	AMC4		AMC5		AMC6		OPT1
Home				4	7 811	47	811	47	811	47	811	47	47 811	47	47 811			
		Link V	Nidth	×4		x4	×4	x4	4 x4	×4	x4	×4	×4	x4	×4	x4	x16	x8
	Switch	Upstream A	АМС	NI-Upstrea AMC	am													
	none				0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0	AMC1/47	-	- none -	- 0		۲	۲	۲	۲	۲	۲	۲	۲	۲	۲	۲	۲
	1	- none -	-		0	0	0	0	0	0	0	0	0	0	0	0	0	0
	2	- none -	-		0	0	0	0	0	0	0	0	0	0	0	0	0	0
	3	- none -	-		0	0	0	0	0	0	0	0	0	0	0	0	0	0
		Max. Lini	k Spee	ed	8.0 GT/	/s • 8.0 GT/s •	8.0 GT/s 👻	8.0 GT/s 👻	8.0 GT/s 👻	8.0 GT/s -	8.0 GT/s 👻							
	Apply Note: You	u need to clic	ck appl	ly before y	you can save	e your changes to	D EEPROM.											

Figure 22: NAT-MCH PCIe Width Link configuration via Web-Interface



The <Link Width Configuration> is only showing the configuration options that are supported in the system. For example, the x16 configuration option is greyed out in the screen shot above since this feature is not supported by the system.

It needs to be considered that the AMC has to be configured separately (e.g. own BIOS settings or DIP switch settings), before the x8 link width is supported by that AMC.

9.1.2 PCIe Error Counter

The PCIe Error Counter menu provides a graphical counter overview for Receiver Errors, BadTLP errors and BadDLLP errors on a port of PCIe switch.



Figure 23: NAT-MCH PCIe Error Counters via Web-Interface

The Counters are cleared with any "Refresh", if "Reset" checkbox has been set.

9.1.2.1 Receiver Error Counter

The counter contains four 8-bit fields that on read returns the number of Receiver errors that the Port detected. The error counter saturates at 255.

9.1.2.2 Bad TLP Counter

The Bad TLP Counter sums up the number of TLPs received with bad LCRC, or the number of TLPs with a Sequence Number Mismatch error. The counter saturates at 4294967295 (FFFF_FFFh) and does not roll over to 0000_0000h.

9.1.2.3 Bad DLLP Count

The counter reports the number of DLLPs received with bad LCRC, or the number of DLLPs with a Sequence Number Mismatch error. The counter saturates at 4294967295 (FFFF_FFFh) and does not roll over to 0000_0000h.



9.1.3 PCIe Link Status

The PCIe Link Status menu provides an overview of current link speed and current link width of all PCIe switch ports.

	NAT-MCH by N.A.T.														
Setup Base Configuration JSM Switch Part schr			PCIe L	ink Sta	tus Men	ıu									
Age Time		AN	IC1	AN	IC2	AN	IC3	AN	IC4	A	IC5	A	MC6	OPT1	RTM
Port on/off		47	811	47	811	47	811	47	811	47	811	47	811		
Port VLAN		-	-	-	-	×4	-			-	-	-		-	-
802.1Q VLAN 802.1X	Link Speed				-	2.5 GT/s	-	1.51	100	-		-	1.00		-
802.1X 802.1p Port Mirroring Jumbo Frame Link Aggregation Rapid Spanning Tree Sordex/SGMI Link Status Switch PCIe x80 PCIe Vritual Switches Error Counters Link Status															

Figure 24: NAT-MCH PCIe Link Status via Web-Interface

Negotiated Link Width: Depending from the physical port configuration. Link width is determined by the negotiated value with the attached lane/port.

Current Link Speed: Indicates the negotiated Link speed of the port's PCI Express Link.



9.2 SRIO-Gen II-Hub Module (optional)

9.2.1 Status Menu

The SRIO Link Status menu provides an overview of current link speed, current link width, and lane assignment on a link of all SRIO switch ports.

Setup Base Configuration		SRIO Stat	us Menu
JSM Switch BASE 1GbE ↓ Age Time Port on/off	SRIO Switch 0		
Port VLAN	Port	Link Speed	Link Lanes
802.1Q VLAN	AMC_1/4-7	no link	Uninitialized
802.1X 802.1p	AMC_2/4-7	no link	Uninitialized
Port Mirroring	AMC_3/4-7	no link	Uninitialized
Jumbo Frame	AMC_4/4-7	no link	Uninitialized
Link Aggregation Rapid Spanning Tree	AMC_5/4-7	no link	Uninitialized
Serdes/SGMII	AMC_6/4-7	no link	Uninitialized
Link Status	Front_1	no link	Uninitialized
BCM5396 counters Switch SPIO GEN II	Front_2	no link	Uninitialized
Status	Update_0	no link	Uninitialized
Routing Table	InterSwitch_1	6.250 Gbaud	x4 / 0-3 lanes
Error Rate	InterSwitch_2	6.250 Gbaud	x4 / 0-3 lanes
Fort Statistic	InterSwitch_3	6.250 Gbaud	x4 / 0-3 lanes
faintenance Script Management Board Information	SRIO Switch 1		
System Information	Port	Link Speed	Link Lanes
Update MCH	AMC_7/4-7	no link	Uninitialized
Change Password	AMC_8/4-7	no link	Uninitialized
N.A.T. Webpage	AMC_9/4-7	no link	Uninitialized
nome	AMC_10/4-7	no link	Uninitialized
	AMC_11/4-7	no link	Uninitialized
	AMC_12/4-7	no link	Uninitialized
	InterSwitch_1	6.250 Gbaud	x4 / 0-3 lanes
	InterSwitch_1 InterSwitch_2	6.250 Gbaud 6.250 Gbaud	x4 / 0-3 lanes x4 / 0-3 lanes

Figure 25: NAT-MCH SRIO GEN II Link Status via Web-Interface

9.2.2 Routing Table

The main function of each SRIO port is to route received packets to the appropriate port(s) on the switch. Packet routing is supported in a RapidIO standard method using routing tables and standard RapidIO registers for multicast functionality.

Each SRIO port provides a 256 entry Device Routing Table and a 256 entry Domain Routing Table. The web interface menu provides configuration overview of routing tables of both SRIO switches on the SRIO-Hub module.



Setup Base Configuration JSM		SRIO Routing	Table
Switch BASE 1GbE ↓ Age Time Port on/off	SRIO Switch 0		
Port VLAN	Destination ID	Port	
802.1Q VLAN	1	AMC 1/4-7	
802.1X	7	InterSwitch_1	
Port Mirroring Jumbo Frame Link Aggregation Bapid Spanning Tree	SRIO Switch 1		
Serdes/SGMII	Destination ID	Port	
Link Status	1	InterSwitch_1	
BCM5396 counters Switch SPIO GEN II	7	AMC_7/4-7	
Status Routing Table Error Rate Port Statistic	·	- -	1

Figure 26: NAT-MCH SRIO GEN II Routing Tables via Web-Interface

The menu shows all user defined entries. Other entries are set to default and have been hidden here.

9.2.3 Error Rate

Bit error rate menu can be used to count the number of received bit errors on the link.

tup		SRIO Error R	ate Menu	1		
Base Configuration JSM						
Switch BASE 1GbE Age Time Port on/off	SRIO Switch 0					
Port VLAN			81	/10b Decodin	g Error Coun	ter
802.1Q VLAN	Port Name	Error Rate / Peak Error Rate	Lane 0	Lane 1	Lane 2	Lane 3
802.1X	AMC_1/4-7	000/000				
Port Mirroring	AMC_2/4-7	000/000				
Jumbo Frame	AMC 3/4-7	000/000				
Link Aggregation	AMC_4/4-7	000/000				
Serdes/SGMII	AMC_5/4-7	000/000				
Link Status	AMC_6/4-7	000/000				
BCM5396 counters	Front 1	000/000				
Status	Front_2	000/000				
Routing Table	Update_0	000/000				
Error Rate	InterSwitch_1	000/000	15	15	15	15
Port Statistic	InterSwitch_2	000/000	15	15	15	15
intenance	InterSwitch 3	000/000	15	15	15	15
Script Management Board Information System Information Reboot NAT-MCH Update MCH	SRIO Switch 1	Frror Rate / Peak Frror Rate	81	o/10b Decodin	g Error Coun	ter
Change Password		End hate / Four End hate	Lane 0	Lane 1	Lane 2	Lane 3
N.A.I. Webpage	AMC_7/4-7	000/000				
nome	AMC_8/4-7	000/000				
	AMC_9/4-7	000/000				
	AMC_10/4-7	000/000				
	AMC_11/4-7	000/000				
	AMC 12/4 7	000/000				
	AWC_12/4-1			45	45	
	InterSwitch_1	000/000	15	15	15	15
	InterSwitch_1	000/000 000/000	15	15	15	15

Figure 27: NAT-MCH SRIO GEN II – Error Rate via Web-Interface



The *Error Rate* counts the number of transmission errors that have been detected by the port, decremented by the Error Rate Bias function to create an indication of the link error rate. This value does not clear on read.

8b/10b Decoding Error Counter indicates saturating count of 8b/10b decoding errors that have been detected for this lane since the field was last read

9.2.4 Port Statistic

The Port statistic menu provides an statistic overview of all ports on both SRIO switches.

SKIU Switch 0													
							Statistic Coun	ters					
Port	VC0 ACK Tx	VC0 NoACK Tx	VC0 Retry Symbl Tx	VC0 Packet Tx	VC0 ACK Rx	VC0 NoACK Rx	VC0 Retry Symbl Rx	VC0 switch Crosspoint	VC0 Packet Rx	VC0 Packet Rx drop	Packet Tx drop	VC0 TTL Packet drop	VC0 CRC Packet drop
AMC_1/4-7	0	0	0	0	0	0	0	0	0	0	0	0	0
AMC_2/4-7	0	0	0	0	0	0	0	0	0	0	0	0	0
AMC_3/4-7	0	0	0	0	0	0	0	0	0	0	0	0	0
AMC_4/4-7	0	0	0	0	0	0	0	0	0	0	0	0	0
AMC_5/4-7	0	0	0	0	0	0	0	0	0	0	0	0	0
AMC_6/4-7	0	0	0	0	0	0	0	0	0	0	0	0	0
Front_1	0	0	0	0	0	0	0	0	0	0	0	0	0
Front_2	0	0	0	0	0	0	0	0	0	0	0	0	0
Update_0	0	0	0	0	0	0	0	0	0	0	0	0	0
InterSwitch_1	0	0	0	0	0	0	0	0	0	0	0	0	0
InterCudtob 2	0											-	-
inter switch_2	0	U	0	0	0	0	0	0	0	0	0	0	0
InterSwitch_3	0	0	0	0	0	0	0	0	0	0	0	0	0
InterSwitch_2 InterSwitch_3 SRIO Switch 1	0	0	0	0	0	0	0 0 Statistic Coun	0 0 ters	0	0	0	0	0
InterSwitch_2 InterSwitch_3 SRIO Switch 1 Port	0 0 VC0 ACK Tx	0 0 VC0 NoACK Tx	0 0 VC0 Retry Symbl Tx	0 0 VC0 Packet Tx	0 0 VC0 ACK Rx	0 0 VC0 NoACK Rx	0 0 Statistic Coun VC0 Retry Symbl Rx	0 0 ters VC0 switch Crosspoint	0 0 VC0 Packet Rx	0 0 VC0 Packet Rx drop	0 0 Packet Tx drop	0 0 VC0 TTL Packet drop	0 0 VC0 CRC Packet drop
Inter Switch_2 Inter Switch_3 SRIO Switch 1 Port AMC_7/4-7	0 0 VC0 ACK Tx 0	0 0 VC0 NoACK Tx 0	0 0 VC0 Retry Symbl Tx 0	VC0 Packet Tx	0 0 VC0 ACK Rx 0	0 0 VC0 NoACK Rx 0	0 0 Statistic Coun VC0 Retry Symbl Rx 0	0 0 ters VC0 switch Crosspoint 0	VC0 Packet Rx	0 0 VC0 Packet Rx drop 0	0 0 Packet Tx drop 0	0 0 VC0 TTL Packet drop 0	0 0 VC0 CRC Packet drop 0
Inter Switch_2 Inter Switch_3 SRIO Switch 1 Port AMC_7/4-7 AMC_8/4-7	0 0 VC0 ACK Tx 0 0	0 0 VC0 NoACK Tx 0 0	0 0 VC0 Retry Symbl Tx 0 0	0 0 VC0 Packet Tx 0 0	0 0 VC0 ACK Rx 0 0	0 0 VC0 NoACK Rx 0 0	0 0 Statistic Coun VC0 Retry Symbl Rx 0 0	0 0 ters VC0 switch Crosspoint 0 0	0 0 VC0 Packet Rx 0 0	0 0 VC0 Packet Rx drop 0 0	0 0 Packet Tx drop 0 0	0 0 VC0 TTL Packet drop 0 0	0 0 VC0 CRC Packet drop 0 0
Inter Switch_2 Inter Switch_3 SRIO Switch 1 Port AMC_7/4-7 AMC_8/4-7 AMC_9/4-7	0 0 VC0 ACK Tx 0 0 0	0 0 VC0 NoACK Tx 0 0 0	0 0 VC0 Retry Symbi Tx 0 0 0	0 0 VC0 Packet Tx 0 0 0	0 0 VC0 ACK Rx 0 0 0	0 0 VC0 NoACK Rx 0 0 0	0 0 Statistic Coun VC0 Retry Symbl Rx 0 0	0 0 ters VC0 switch Crosspoint 0 0 0	0 0 VC0 Packet Rx 0 0 0	VC0 Packet Rx drop 0 0 0	0 0 Packet Tx drop 0 0 0	0 0 VC0 TTL Packet drop 0 0 0	0 0 VC0 CRC Packet drop 0 0 0
Inter Switch_2 Inter Switch_3 SRIO Switch 1 AMC_7/4-7 AMC_8/4-7 AMC_9/4-7 AMC_10/4-7	0 0 VC0 ACK Tx 0 0 0 0	0 0 VC0 NoACK Tx 0 0 0 0	0 0 VC0 Retry Symbl Tx 0 0 0 0	0 0 VC0 Packet Tx 0 0 0 0	0 0 VC0 ACK Rx 0 0 0 0	0 0 VC0 NoACK Rx 0 0 0 0 0	0 0 Statistic Coun VC0 Retry Symbl Rx 0 0 0 0	0 0 ters VC0 switch Crosspoint 0 0 0	0 0 VC0 Packet Rx 0 0 0 0 0	0 0 VC0 Packet Rx drop 0 0 0 0	0 0 Packet Tx drop 0 0 0 0	0 0 VC0 TTL Packet drop 0 0 0 0	0 0 VC0 CRC Packet drop 0 0 0 0
Inter Switch_2 Inter Switch_3 SRIO Switch 1 Port AMC_7/4-7 AMC_8/4-7 AMC_9/4-7 AMC_10/4-7 AMC_10/4-7	0 0 VC0 ACK Tx 0 0 0 0 0	U 0 VC0 NoACK Tx 0 0 0 0 0 0	0 0 VC0 Retry Symbl Tx 0 0 0 0 0 0	0 0 VC0 Packet Tx 0 0 0 0 0	0 0 VC0 ACK Rx 0 0 0 0 0 0	0 0 VC0 NoACK Rx 0 0 0 0 0	0 0 Statistic Coun VC0 Retry Symbl Rx 0 0 0 0 0 0 0 0	0 0 ters VC0 switch Crosspoint 0 0 0 0	0 0 VC0 Packet Rx 0 0 0 0 0 0 0	0 0 VC0 Packet Rx drop 0 0 0 0 0	0 0 Packet Tx drop 0 0 0 0 0	U O VC0 TTL Packet drop 0 0 0 0 0 0	0 0 VC0 CRC Packet drop 0 0 0 0 0
InterSwitch_2 InterSwitch_3 SRIO Switch 1 Port AMC_7/4-7 AMC_8/4-7 AMC_9/4-7 AMC_9/4-7 AMC_10/4-7 AMC_12/4-7	0 0 VC0 ACK Tx 0 0 0 0 0 0 0	U 0 VC0 NoACK Tx 0 0 0 0 0 0 0 0	0 0 VC0 Retry Symbi Tx 0 0 0 0 0 0 0	0 0 VC0 Packet Tx 0 0 0 0 0 0 0	0 0 VC0 ACK Rx 0 0 0 0 0 0 0 0	0 0 VC0 NoACK Rx 0 0 0 0 0 0 0 0	0 0 Statistic Coun VC0 Retry Symbl Rx 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 VC0 Packet Rx 0 0 0 0 0 0 0 0	0 0 VC0 Packet Rx drop 0 0 0 0 0 0	0 0 Packet Tx drop 0 0 0 0 0 0 0 0	0 0 VC0 TTL Packet drop 0 0 0 0 0 0 0 0	0 0 VC0 CRC Packet drop 0 0 0 0 0 0 0
InterSwitch_2 InterSwitch_3 SRIO Switch 1 Port AMC_7/4-7 AMC_8/4-7 AMC_9/4-7 AMC_9/4-7 AMC_10/4-7 AMC_10/4-7 AMC_11/4-7 InterSwitch_1	0 0 VC0 ACK Tx 0 0 0 0 0 0 0 0	U 0 VC0 NoACK Tx 0 0 0 0 0 0 0 0 0	0 0 VC0 Retry Symbl Tx 0 0 0 0 0 0 0 0 0 0 0	0 0 VC0 Packet Tx 0 0 0 0 0 0 0 0	0 0 VC0 ACK Rx 0 0 0 0 0 0 0 0 0	0 0 VC0 NoACK Rx 0 0 0 0 0 0 0 0 0 0	0 0 Statistic Coun VC0 Retry Symbl Rx 0 0 0 0 0 0 0 0 0 0 0 0	0 0 ters VC0 switch Crosspoint 0 0 0 0 0 0 0 0 0	0 0 VC0 Packet Rx 0 0 0 0 0 0 0 0 0	0 0 VC0 Packet Rx drop 0 0 0 0 0 0 0 0	0 0 Packet Tx drop 0 0 0 0 0 0 0 0 0	0 0 VC0 TTL Packet drop 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 VC0 CRC Packet drop 0 0 0 0 0 0 0 0 0 0
InterSwitch_3 SRIO Switch 1 Port AMC_7/4-7 AMC_8/4-7 AMC_9/4-7 AMC_10/4-7 AMC_10/4-7 AMC_10/4-7 AMC_10/4-7 InterSwitch_1 InterSwitch_2	0 0 VC0 ACK Tx 0 0 0 0 0 0 0 0 0 0	0 0 VC0 NoACK Tx 0 0 0 0 0 0 0 0 0 0 0 0	0 0 VC0 Retry Symbl Tx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 VC0 Packet Tx 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 VC0 NoACK Rx 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 Statistic Coun VC0 Retry Symbl Rx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 ters VC0 switch Crosspoint 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 Packet Tx drop 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 VC0 TTL Packet drop 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 VC0 CRC Packet drop 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Figure 28: NAT-MCH SRIO GEN II – Port Statistic via Web-Interface



The supporting counters are shown in the following table:

Counter	Description
VC0 ACK Tx	VC0 Acknowledgements Transmitted Counter
VC0 NoACK Tx	Not Acknowledgements Transmitted Counter
VC0 Retry Symbl Tx	VC0 Retry Symbols Transmitted Counter Register
VC0 Packet Tx	VC0 Packets Transmitted Counter
VC0 ACK Rx	VC0 Acknowledgements Received Counter
VC0 NoACK	Not Acknowledgements Received Counter
RxVC0 Retry Symbl Rx	VC0 Retry Symbols Received Counter
VC0 switch Crosspoint	VC0 Switch Crosspoint Buffer Output Packet Counter
VC0 Packet Rx	VC0 Packets Received Counter
VC0 Packet Rx drop	VC0 Received Packets Dropped Counter
Packet Tx drop	VC0 Transmitted Packets Dropped Counter
VC0 TTL Packet drop	VC0 TTL Packets Dropped Counter
VC0 CRC Packet drop	VC0 CRC Limit Packets Dropped Counter

Table 20: SRIO Supporting Counters



10 Script Based Configuration

Several settings of the **NAT-MCH** can be changed via a text based configuration file. A script file containing the current configuration of the **NAT-MCH** can be downloaded via the web server interface (refer to chapter 9 "Webserver"). This file can be edited using a standard text editor and uploaded again to the **NAT-MCH**.

The script contains so called "configuration items" which are used to setup specific parameters on the **NAT-MCH**. Each configuration item consists of an identifier and one or more parameters. The functionality and usage of each configuration item is described in the script file above the item itself.

Comments in the script file can be added using the hash character '#' e.g. like this: # This is a comment

The following chapters describe the configuration parameters that can be set using the textbased script.

10.1 Ethernet Module Configuration

The configuration of the 1Gbe Ethernet switch located on the **NAT-MCH** board and the 10GbE Ethernet located on the HUB module (if assembled) can be changed using the text based configuration script.

The configuration items available for the Ethernet switches are documented in the "Ethernet Switch Configuration Manual".



10.2 Clock Module Configuration

The different functions of the clock module can be configured via text based configuration file as well. The following example shows the configuration item "clk_type" which can be used to assign a specific clock type (e.g. 2.048 MHz) to one of the output clocks.

 $clk_type = 1, 3$

As shown above the configuration item identifier is always separated from the parameter list by an equals sign ('='). The parameters are always separated by a comma sign.

Comments within the configuration begin with a hash character ('#'), like:

```
#
# Item <<clk_type>>: clock type configuration
#
```

The current clock module configuration can be downloaded from the **NAT-MCH** e.g. by using the "Script Management" function in the web based configuration interface (refer to chapter 9 "Webserver"). The generated text file can be edited with a standard text editor and can be used as a starting point for a user-defined configuration. The changed configuration can be uploaded again, e.g. via the web based configuration interface.

The clock module configuration can also be stored in the onboard FLASH memory, e.g. by using the "Save current configuration to onboard FLASH memory" function in the web based configuration interface. This can be used to load the configuration for the clock module during startup of the **NAT-MCH**.

Note: Loading the clock module configuration from FLASH has to be enabled via the NAT-MCH configuration (refer to chapter 5.4.6 "CLK Module Configuration [8] (optional)").

The following chapters describe the configuration items, which can be used to configure the clock module. The configuration items might differ depending on the clock module version, so the description of the configuration items is divided in different subchapters below.

For more information about the functionality provided by the clock module, please refer to the latest Clock-Module Technical Reference Manual.



10.2.1 Clock Module Version 2.x

10.2.1.1 PLL Reference Input Configuration

Description:

This configuration item is used to configure the clock source for the reference inputs of the PLL on the clock module.

Syntax:

```
clk pll ref = ref, src, slot
```

Parameter Description:

ref:	selects the reference input of the PLL 1 - PLL input REF0 2 - PLL input REF1
src:	reference source 1 - CLK1 2 - CLK2 3 - CLK3 4 - CLK1 UPDATE 5 - CLK3 UPDATE
slot:	AMC slot number (112) only used if reference source is CLK1 or CLK2, else ignored

Example:

clk_pll_ref = 1, 2, 9

Use CLK2 from AMC slot 9 as input for PLL reference REF0.



10.2.1.2 PLL Mode Configuration

Description :

This configuration item is used to configure the operation mode of the PLL on the clock module.

Syntax :

clk pll mode = mode, ref

Parameter Description :

mode	:	PLL	operation mode
		1 -	<pre>normal mode (use PLL reference input <ref>)</ref></pre>
		2 -	holdover mode
		3 -	free running mode
		4 -	automatic selection between REF0 and REF1
ref:		PLL	reference input
		1 -	PLL input REFO
		2 -	PLL input REF1
		3 -	PLL input REF2

Example:

clk_pll_mode = 4, 1

Configure the PLL to select the reference input between REF0 and REF1 automatically.



10.2.1.3 Clock Type Configuration

Description:

Determines the signal type for a specific clock type.

Syntax :

clk_type = clk, type

Parameter Description :

clk: clock identifier 1 - CLK1 2 - CLK2 3 - CLK3 4 - CLK1 UPDATE 5 - CLK3 UPDATE type: clock signal type 0 - NONE 1 - 8 kHz 2 - 1.544 MHz 3 - 2.048 MHz 4 - 3.088 MHz 5 - 4.096 MHz 6 - 6.312 MHz 7 - 8.192 MHz 8 - 8.448 MHz 9 - 16.384 MHz 10 - 19.44 MHz 11 - 20 MHz (Stratum 3) 12 - 32.768 MHz 13 - 34.368 MHz 14 - 44.736 MHz 15 - 65.536 MHz 16 - PCIe clock 17 - PLL REF0 input 18 - PLL REF1 input 19 - EXT REF input 20 - 100 us tick 21 - SW CLK 22 - SYNC CLK 23 - HOLDOVER

Note: Refer to the Clock-Module Technical Reference Manual for a description of the different clock types.

Example:

clk type = 1, 3

Output a 2.048 MHz clock signal on CLK1.



10.2.1.4 Clock Output Configuration

Description:

Enables or disables the output of a specific clock type.

Syntax: clk out = clk, slot, ena

Parameter Description:

clk:	clock identifier 1 - CLK1 2 - CLK2 3 - CLK3 4 - CLK1 UPDATE 5 - CLK3 UPDATE
slot:	AMC slot number (112) optional only used if reference source is CLK1 or CLK2, else ignored
ena:	0 = disable clock output 1 = enable clock output

Example:

clk_out = 1, 1, 1

Enable output of CLK1 on AMC slot 1.



10.2.2 Clock Module Version 3.x

10.2.2.1 PLL Reference Input Configuration

Description:

This configuration item is used to configure the reference inputs of the PLL on the clock module. The clock source that is provided to one of these PLL reference inputs has to be configured via the configuration item clk gen3 out described below.

Syntax:

clk_gen3_pll_ref = ref, freq

Parameter Description:

ref:	selects the reference input of the PLL
	1 - PLL input IC1
	2 - PLL input IC2
	3 - PLL input IC3
	4 - PLL input IC4
freq:	input clock frequency in Hz

The following input frequencies are support by the PLL on the clock module: 2 kHz, 4 kHz, 8 kHz, 1.544 MHz, 2.048 MHz, 5 MHz, 6.312 MHz, 6.480 MHz, 10 MHz, 19.44 MHz, 25 MHz, 25.92 MHz, 31.25 MHz, 38.88 MHz, 51.84 MHz, 62.5 MHz, 77.76 MHz, 125 MHz, 155.52 MHz, 156.25 MHz.

Furthermore frequencies, which are a multiple of 2 kHz, are supported up to 125MHz or frequencies, which are a multiple of 8 kHz. As the input clock has to be divided down to 2kHz or 8kHz in this case and there is only one divider available in the PLL chip, only one clock which is different from the standard clocks above can be configured (except the divider is the same for 2 or more input clocks).

Example:

clk_gen3_pll_ref = 1, 1000000

A 10MHz clock is provided to PLL reference input IC1.



10.2.2.2 PLL Mode Configuration

Description :

This configuration item is used to configure the operation mode of the PLL on the clock module.

Syntax :

clk gen3 pll mode = mode, ref

Parameter Description :

mode	:	PLL	operation mode
		1 -	automatic selection between IC1 - IC4
		2 -	forced mode (reference according to
			parameter ref)
		3 -	free running mode
ref:		PLL	reference input (only for forced mode)
		1 -	PLL input IC1
		2 -	PLL input IC2
		3 -	PLL input IC3
		4 -	PLL input IC4

Example:

clk_gen3_pll_mode = 1, 0

Configure the PLL to select the reference input between IC1 – IC4 automatically.



10.2.2.3 Clock Output Configuration

Description:

Determines which clock source is driven on a specific clock output of the clock module.

Syntax :

clk_gen3_out = dst, src

Parameter Description :

```
dst: destination clock identifier
      1 - CLK1 AMC
                    1
      2 - CLK1 AMC
                     2
      3 - CLK1 AMC
                     3
      4 - CLK1 AMC
                     4
      5 - CLK1 AMC
                     5
      6 - CLK1 AMC
                    6
      7 - CLK1 AMC
                    7
      8 - CLK1 AMC
                    8
      9 - CLK1 AMC
                    9
     10 - CLK1 AMC 10
     11 - CLK1 AMC 11
     12 - CLK1 AMC 12
     13 - CLK2 AMC
                     1
     14 - CLK2 AMC
                     2
     15 - CLK2 AMC
                    3
     16 - CLK2 AMC
                    4
     17 - CLK2 AMC
                    5
     18 - CLK2 AMC
                     6
     19 - CLK2 AMC
                     7
     20 - CLK2 AMC
                     8
     21 - CLK2 AMC
                     9
     22 - CLK2 AMC 10
     23 - CLK2 AMC 11
     24 - CLK2 AMC 12
     25 - CLK3 AMC
                    1
     26 - CLK3 AMC
                     2
     27 - CLK3 AMC
                     3
     28 - CLK3 AMC
                    4
     29 - CLK3 AMC
                    5
     30 - CLK3 AMC
                    6
     31 - CLK3 AMC
                     7
     32 - CLK3 AMC
                     8
     33 - CLK3 AMC
                    9
     34 - CLK3 AMC 10
     35 - CLK3 AMC 11
     36 - CLK3 AMC 12
     37 - CLK1 Update
     38 - CLK3 Update
     39 - EXT single ended 1
     40 - EXT single ended 2
```



	41	-	EXT	singl	le ended 3	
	42	-	EXT	singl	le ended 4	
	43	-	EXT	diffe	erential 1	
	44	-	EXT	diffe	erential 2	
	45	-	PLL	IC1		
	46	-	PLL	IC2		
	47	-	PLL	IC3		
	48	-	PLL	IC4		
	49	-	PLL	SYNC1	L	
	50	-	PLL	SYNC2	2	
	51	-	PLL	SYNC	3	
	52	-	SYNC	CLK	input	
					dontifion	
SIC:	SOL		dies	bled	Laenciller	
	1		CI V1	DIEU NMC	1	
	1 2	_	CIKI	AMC	1	
	2	_	CIKI	AMC	2	
		_	CLK1	AMC	Δ	
	5	_	CT.K1	AMC	5	
	6	_	CLK1	AMC	5	
	7	_	CLK1	AMC	7	
	8	_	CLK1	AMC	8	
	g	_	CLK1	AMC	9	
	10	_	CT.K1	AMC	10	
	11	_	CT.K1	AMC	11	
	12	_	CT.K1	AMC	12	
	13	_	CT.K5	AMC	1	
	14	_	CI.K2	AMC	2	
	15	_	CLK2	AMC	3	
	16	_	CI.K2	AMC	4	
	17	_	CLK2	AMC	5	
	18	_	CLK2	AMC	6	
	19	_	CLK2	AMC	7	
	20	_	CLK2	AMC	8	
	21	_	CLK2	AMC	9	
	22	_	CLK2	AMC	10	
	23	_	CLK2	AMC	11	
	24	_	CLK2	AMC	12	
	25	_	CLK3	AMC	1	
	26	_	CLK3	AMC	2	
	27	_	CLK3	AMC	3	
	28	_	CLK3	AMC	4	
	29	_	CLK3	AMC	5	
	30	_	CLK3	AMC	6	
	31	_	CLK3	AMC	7	
	32	_	CLK3	AMC	8	
	33	_	CLK3	AMC	9	
	34	_	CLK3	AMC	10	
	35	_	CLK3	AMC	11	



```
36 - CLK3 AMC 12
37 - CLK1 Update
38 - CLK3 Update
39 - EXT single ended 1
40 - EXT single ended 2
41 - EXT single ended 3
42 - EXT single ended 4
43 - EXT differential 1
44 - EXT differential 2
45 - PLL OC1 (default 30.72MHz)
46 - PLL OC2 (default 10MHz)
47 - PLL OC3 (default 2.048MHz)
48 - PLL OC4 (default 19.44MHz)
49 - PLL OC5 (default 77.76MHz)
50 - PLL OC6 (default 155.52MHz)
51 - PLL OC7 (default 156.25MHz)
52 - PLL FSYNC 8kHz
53 - PLL MFSYNC 2kHz
54 - 12.8MHz OSC
55 - 25MHz OSC (only with HCSL option)
56 - LEVEL 0
57 - LEVEL 1
58 - SYNC CLK
```

Note: Refer to the Clock-Module Technical Reference Manual for a description of the different clock types.

Example:

 $clk_gen3_out = 1, 50$

Output the PLL clock output OC6 on CLK 1 of AMC slot 1.



10.2.3 Clock Module Version 4.x

10.2.3.1 PLL Reference Input Configuration

Description:

This configuration item is used to configure the reference inputs of the PLL on the clock module. The clock source that is provided to one of these PLL reference inputs has to be configured via the configuration item clk gen4 out described below.

Syntax:

clk_gen4_pll_ref = ref, freq

Parameter Description:

ref:	selects the reference input of the PLI
	1 - PLL input IC1
	2 - PLL input IC2
	3 - PLL input IC3
	4 - PLL input IC4
	5 - PLL input IC5
	6 - PLL input IC6
	7 - PLL input IC7
	8 - PLL input IC8
freq:	input clock frequency in Hz

The following input frequencies are support by the PLL on the clock module:

2 kHz, 4 kHz, 8 kHz, 1.544 MHz, 2.048 MHz, 5 MHz, 6.312 MHz, 6.480 MHz, 10 MHz, 19.44 MHz, 25 MHz, 25.92 MHz, 31.25 MHz, 38.88 MHz, 51.84 MHz, 62.5 MHz, 77.76 MHz, 125 MHz, 155.52 MHz, 156.25 MHz.

Furthermore frequencies, which are a multiple of 2 kHz are supported up to 125MHz or frequencies, which are a multiple of 8 kHz. As the input clock has to be divided down to 2kHz or 8kHz in this case and there is only one divider available in the PLL chip, only one clock which is different from the standard clocks above can be configured (except the divider is the same for 2 or more input clocks).

Example:

clk gen4 pll ref = 1, 1000000

A 10MHz clock is provided to PLL reference input IC1.



10.2.3.2 PLL Mode Configuration

Description :

This configuration item is used to configure the operation mode of the PLL on the clock module.

Syntax :

clk gen4 pll mode = pll#, mode, ref

Parameter Description :

#:	number of PLL to configure 1 - PLL #1 2 - PLL #2
mode:	<pre>PLL operation mode 1 - automatic selection between IC1 - IC8 2 - forced mode (reference according to parameter ref) 3 - free running mode</pre>
ref:	<pre>PLL reference input (only for forced mode) 1 - PLL input IC1 2 - PLL input IC2 3 - PLL input IC3 4 - PLL input IC4 5 - PLL input IC5 6 - PLL input IC6 7 - PLL input IC7 8 - PLL input IC8</pre>

Example:

clk_gen4_pll_mode = 1, 1, 0

Configure the PLL 1 to select the reference input between IC1 – IC8 automatically.



10.2.3.3 PLL OC Clock Output Configuration

Description:

Determines which frequency shall be output on a specific PLL clock output (OC).

Syntax:

clk_gen4_oc_cfg = oc, freq

Parameter Description:

oc: output clock # of pll
1 - PLL OC1
2 - PLL OC2
3 - PLL OC3
4 - PLL OC4
5 - PLL OC5
6 - PLL OC5
6 - PLL OC6
7 - PLL OC7
freq: output clock frequency (in Hz)

Example:

 $clk_gen4_oc_cfg = 1, 8000$

Outputs 8 kHz on PLL clock output OC1

10.2.3.4 Clock Output Configuration

Description:

Determines which clock source is driven on a specific clock output of the clock module.

Syntax :

clk gen4 out = dst, src

Parameter Description :

```
dst: destination clock identifier
    1 - CLK1 AMC 1
    2 - CLK1 AMC 2
    3 - CLK1 AMC 3
    4 - CLK1 AMC 3
    4 - CLK1 AMC 4
    5 - CLK1 AMC 5
    6 - CLK1 AMC 6
    7 - CLK1 AMC 7
    8 - CLK1 AMC 7
    8 - CLK1 AMC 9
    10 - CLK1 AMC 10
    11 - CLK1 AMC 11
    12 - CLK1 AMC 12
    13 - CLK2 AMC 1
```



```
14 - CLK2 AMC
                    2
     15 - CLK2 AMC
                    3
     16 - CLK2 AMC
                    4
     17 - CLK2 AMC
                    5
     18 - CLK2 AMC
                    6
     19 - CLK2 AMC
                    7
     20 - CLK2 AMC
                    8
     21 - CLK2 AMC
                   9
     22 - CLK2 AMC 10
     23 - CLK2 AMC 11
     24 - CLK2 AMC 12
     25 - CLK3 AMC
                   1
     26 - CLK3 AMC
                    2
     27 - CLK3 AMC
                    3
     28 - CLK3 AMC
                    4
     29 - CLK3 AMC
                    5
     30 - CLK3 AMC
                   6
     31 - CLK3 AMC
                    7
     32 - CLK3 AMC 8
     33 - CLK3 AMC 9
     34 - CLK3 AMC 10
     35 - CLK3 AMC 11
     36 - CLK3 AMC 12
     37 - CLK1 Update
     38 - CLK3 Update
     39 - EXT single ended 1
     40 - EXT single ended 2
     41 - EXT single ended 3
     42 - EXT single ended 4
     43 - EXT differential 1
     44 - EXT differential 2
     45 - PLL IC1
     46 - PLL IC2
     47 - PLL IC3
     48 - PLL IC4
     49 - PLL IC5
     50 - PLL IC6
     51 - PLL IC7
     52 - PLL IC8
     53 - PLL SYNC1
     54 - PLL SYNC2
     55 - PLL SYNC3
     56 - SYNC CLK input
src: source clock identifier
      0 - disabled
      1 - CLK1 AMC
                    1
      2 - CLK1 AMC
                    2
      3 - CLK1 AMC
                    3
      4 - CLK1 AMC
                    4
```



5	_	CLK1 AMC 5
6	_	CLK1 AMC 6
7	_	CLK1 AMC 7
8	_	CLK1 AMC 8
9	_	CLK1 AMC 9
10	_	CLK1 AMC 10
11	_	CLK1 AMC 11
12	_	CLK1 AMC 12
13	_	CLK2 AMC 1
14	_	CLK2 AMC 2
15	_	CLK2 AMC 3
16	_	CLK2 AMC 4
17	_	CLK2 AMC 5
18	_	CLK2 AMC 6
19	_	CLK2 AMC 7
20	_	CLK2 AMC 8
21	_	CLK2 AMC 9
22	_	CLK2 AMC 10
23	_	CLK2 AMC 11
24	_	CLK2 AMC 12
25	_	CLK3 AMC 1
26	_	CLK3 AMC 2
27	_	CIKS AMC 3
28	_	CIKS AMC 4
20	_	CLK3 AMC 5
30	_	CIKS AMC 6
30	_	CIK3 AMC 7
33	_	CIK3 VWC 8
22	_	CIKS AMC 0
37	_	CIK3 AMC 10
25	_	CIRS AND IU
36	_	CIKS AMC 12
27	_	CIKI Undata
27 20	_	CLKI Update
20	_	EVE single anded
39	_	EXI Single ended
40	_	EXI SINgle ended
41 40	-	EXT Single ended
42	-	EXT Single ended
43	-	EXT differential
44	-	EXT differential
45	-	PLL OCI
46	-	PLL OCZ
4 /	-	PLL OC3
48	-	PLL OC4
49	-	PLL OC5
50	-	PLL OC6
51	-	PLL OC'
52	-	PLL FSYNC 8kHz
53	-	PLL MFSYNC 2kHz
54	-	12.8MHz OSC



```
55 - 25MHz OSC (only with HCSL option)
56 - LEVEL 0
57 - LEVEL 1
58 - SYNC_CLK
```

Note: Refer to the Clock-Module Technical Reference Manual for a description of the different clock types.

Example:

 $clk_gen4_out = 1, 50$

Output the PLL clock output OC6 on CLK 1 of AMC slot 1.



10.2.4 Clock Module Version Physics

10.2.4.1 Clock Output Configuration

Description:

Determines which clock source is driven on a specific clock output of the clock module.

Syntax:

clk phys out = dst, src

Parameter Description:

```
dst: destination clock identifier
      1 - CLK1 AMC 1
      2 - CLK1 AMC 2
      3 - CLK1 AMC 3
      4 - CLK1 AMC 4
      5 - CLK1 AMC 5
      6 - CLK1 AMC 6
      7 - CLK1 AMC 7
      8 - CLK1 AMC 8
      9 - CLK1 AMC 9
     10 - CLK1 AMC 10
     11 - CLK1 AMC 11
     12 - CLK1 AMC 12
     13 - X
     14 – X
     15 – X
     16 - X
     17 - CLK2 AMC
                     1
     18 - CLK2 AMC
                    2
     19 - CLK2 AMC
                     3
     20 - CLK2 AMC
                     4
                     5
     21 - CLK2 AMC
     22 - CLK2 AMC
                    6
     23 - CLK2 AMC
                    7
     24 - CLK2 AMC
                    8
     25 - CLK2 AMC
                     9
     26 - CLK2 AMC 10
     27 - CLK2 AMC 11
     28 - CLK2 AMC 12
     29 – X
     30 - X
     31 - X
     32 - X
     33 - CLK3 AMC
                     1
     34 - CLK3 AMC
                     2
     35 - CLK3 AMC
                    3
     36 - CLK3 AMC
                    4
     37 - CLK3 AMC
                     5
     38 - CLK3 AMC
                     6
```



```
39 - CLK3 AMC
                    7
     40 - CLK3 AMC
                    8
     41 - CLK3 AMC 9
     42 - CLK3 AMC 10
     43 - CLK3 AMC 11
     44 - CLK3 AMC 12
src: source clock identifier
      0 - disabled
      1 - CLK1 AMC
                    1
      2 - CLK1 AMC
                    2
      3 - CLK1 AMC
                    3
      4 - CLK1 AMC
                    4
      5 - CLK1 AMC
                    5
      6 - CLK1 AMC
                    6
      7 - CLK1 AMC
                    7
      8 - CLK1 AMC
                    8
      9 - CLK1 AMC
                    9
     10 - CLK1 AMC 10
     11 - CLK1 AMC 11
     12 - CLK1 AMC 12
     13 - X
     14 - X
     15 - X
     16 - X
     17 - CLK2 AMC
                    1
     18 - CLK2 AMC
                    2
     19 - CLK2 AMC
                    3
     20 - CLK2 AMC
                    4
     21 - CLK2 AMC
                    5
     22 - CLK2 AMC
                    6
     23 - CLK2 AMC
                    7
     24 - CLK2 AMC
                    8
     25 - CLK2 AMC
                   9
     26 - CLK2 AMC 10
     27 - CLK2 AMC 11
     28 - CLK2 AMC 12
     35 - EXT single ended 1 (INPUT SMA 1)
     41 - 100MHz OSC (only with HCSL option)
```

Note: Refer to the Clock-Module Technical Reference Manual for a description of the different clock types.

Example:

clk_phys_out = 1, 41

Output the 100MHz OSC clock output on CLK 1 of AMC slot 1.



The destination and source clock identifiers in the previous parameter description of the clock output configuration are considering a 1-to-1 connecting backplane. In case a **NATIVE-R5** or **NATIVE-C5** chassis is used, the following clock identifier mapping has to be considered due to the backplane topology of these chassis.

	1-To-1 Connecting Backplane	NATIVE-C5	comment
dst		NATIVE-R5	
1	1 CLV1 AMC 1		
1	1 - CLKI AMC 1	CLKI AMC 2	
2	2 - CLKTAMC 2	CLKI AMC 3	
3	3 - CLKI AMC 3	CLKI AMC 4	
4	4 - CLKI AMC 4	CLKI AMC 5	
3	5 - CLKI AMC 5	CLKI AMC 6	
0	6 - CLKI AMC 6	CLKI AMC /	
/	/ - CLKI AMC /	CLKI AMC I	
8	8 - CLKI AMC 8		connection n/a in NATIVE-C5
9	9 - CLKI AMC 9		connection n/a in NATIVE-C5
10	10 - CLKI AMC 10		connection n/a in NATIVE-C5
11			connection n/a in NATIVE-C5
12	12 - CLK1 AMC 12		connection n/a in NATIVE-C5
17	17 - CLK2 AMC 1	CLK2 AMC 2	
18	18 - CLK2 AMC 2	CLK2 AMC 3	
19	19 - CLK2 AMC 3	CLK2 AMC 4	
20	20 - CLK2 AMC 4	CLK2 AMC 5	
21	21 - CLK2 AMC 5	CLK2 AMC 6	
22	22 - CLK2 AMC 6	CLK2 AMC 7	
23	23 - CLK2 AMC 7	CLK2 AMC 1	
24	24 - CLK2 AMC 8		connection n/a in NATIVE-C5
25	25 - CLK2 AMC 9		connection n/a in NATIVE-C5
26	26 - CLK2 AMC 10		connection n/a in NATIVE-C5
27	27 - CLK2 AMC 11		connection n/a in NATIVE-C5
28	28 - CLK2 AMC 12		connection n/a in NATIVE-C5
33	33 - CLK3 AMC 1	CLK3 AMC 2	
34	34 - CLK3 AMC 2	CLK3 AMC 3	
35	35 - CLK3 AMC 3	CLK3 AMC 4	
36	36 - CLK3 AMC 4	CLK3 AMC 5	
37	37 - CLK3 AMC 5	CLK3 AMC 6	
38	38 - CLK3 AMC 6	CLK3 AMC 7	
39	39 - CLK3 AMC 7	CLK3 AMC 1	
40	40 - CLK3 AMC 8		connection n/a in NATIVE-C5
41	41 - CLK3 AMC 9		connection n/a in NATIVE-C5
42	42 - CLK3 AMC 10		connection n/a in NATIVE-C5
43	43 - CLK3 AMC 11		connection n/a in NATIVE-C5
44	44 - CLK3 AMC 12		connection n/a in NATIVE-C5

 Table 21: Clock Output Identifier Mapping in NATIVE-C5 or NATIVE-R5

 Chassis



10.2.4.2 Clock Termination Configuration

Description:

Determines if 100R termination in the multiplexer is enabled or disabled.

Syntax:

clk_phys_termination = dst, termination

Parameter Description:

dst:	clc	ck	ident	tifie	er
	1	-	CLK1	AMC	1
	2	-	CLK1	AMC	2
	3	-	CLK1	AMC	3
	4	-	CLK1	AMC	4
	5	-	CLK1	AMC	5
	6	-	CLK1	AMC	6
	7	-	CLK1	AMC	7
	8	-	CLK1	AMC	8
	9	-	CLK1	AMC	9
	10	-	CLK1	AMC	10
	11	-	CLK1	AMC	11
	12	-	CLK1	AMC	12
	13	-	Х		
	14	-	Х		
	15	-	Х		
	16	-	Х		
	17	-	CLK2	AMC	1
	18	-	CLK2	AMC	2
	19	-	CLK2	AMC	3
	20	-	CLK2	AMC	4
	21	-	CLK2	AMC	5
	22	-	CLK2	AMC	6
	23	-	CLK2	AMC	7
	24	-	CLK2	AMC	8
	25	-	CLK2	AMC	9
	26	-	CLK2	AMC	10
	27	-	CLK2	AMC	11
	28	-	CLK2	AMC	12
	29	-	Х		
	30	-	Х		
	31	-	Х		
	32	-	Х		

termination: enable/disable 100 R termination in multiplexer



Example:

clk phys termination = 28, 1

Enables 100R termination on CLK 2 of AMC slot 12.

10.2.5 Clock Module Version USB

10.2.5.1 Clock Output Configuration

Description:

Determines if the clock source 100MHz OSC is driven on a specific clock output of the clock module.

Syntax:

clk_usb_out = dst, src

Parameter Description:

```
dst: destination clock identifier
      1 - CLK3 AMC 1
      2 - CLK3 AMC 2
      3 - CLK3 AMC 3
      4 - CLK3 AMC 4
      5 - CLK3 AMC 5
      6 - CLK3 AMC 6
      7 - CLK3 AMC 7
      8 - CLK3 AMC 8
      9 - CLK3 AMC 9
     10 - CLK3 AMC 10
     11 - CLK3 AMC 11
     12 - CLK3 AMC 12
src: source clock identifier
      0 - disabled
      1 - 100MHz OSC (only with HCSL option)
```

Note: Refer to the Clock-Module Technical Reference Manual for a description of the different clock types.

Example:

 $clk_usb_out = 6, 1$

Output the 100MHz OSC clock output on CLK 3 of AMC slot 6.



10.2.6 Common Commands for all Clock Modules

10.2.6.1 Write Clock Module Register

Description:

Write a value to a clock module register.

Note: This configuration item should be used only if the required functionality has not yet been implemented by another configuration item. Please ask N.A.T. for adding support of the needed functionality, as the register layout might differ depending on the clock module version used!

Syntax:

clk_wreg = offs, value

Parameter Description:

offs:	register	offset
value:	value to	write

Example:

clk_wreg = 0x10, 0xff

Write value 0xff to register at offset 0x10.

10.2.6.2 OR Value to Clock Module Register

Description:

ORs a value to a clock module register. This can be used to set specific bits of a register.

NOTE: This configuration item only should be used if the required functionality has not yet been implemented by another configuration item. Please ask NAT for adding support of the needed functionality, as the register layout might differ depending on the clock module version used!

Syntax:

clk_orreg = offs, value

Parameter Description:

offs: register offset value: value to OR with current register value

Example:



 $clk orreg = 0 \times 10, 0 \times 01$

Set bit 0 (0x01) in clock module register at offset 0x10.

10.2.6.3 AND Value to Clock Module Register

Description:

ANDs a value to a clock module register. This can be used to clear specific bits of a register.

NOTE: This configuration item only should be used if the required functionality has not yet been implemented by another configuration item. Please ask NAT for adding support of the needed functionality, as the register layout might differ depending on the clock module version used!

Syntax:

clk andreg = offs, value

Parameter Description:

offs:	regist	cer	offs	set			
value:	value	to	AND	with	current	register	value

Example:

clk andreg = 0×10 , $0 \times 7f$

Clear bit 7 (0x80) in clock module register at offset 0x10.



10.3 SRIO Module Configuration

The SRIO module mounted on the **NAT-MCH** can be configured via a text based script file, similar to the configuration file used for the Ethernet switch on the **NAT-MCH** baseboard.

The different functions of the SRIO module can be set by using so called "configuration items". Each configuration item consists of an identifier and one or more parameters.

Comments within the configuration begin with a hash character ('#'), like:

```
#
# Item << srio_port_init>>: initialize SRIO port
#
```

The current SRIO module configuration can be downloaded from the **NAT-MCH** e.g. by using the "Script Management" function in the web based configuration interface (refer to chapter 9 "Webserver"). The generated text file can be edited with a standard text editor and can be used as a starting point for a user-defined configuration. The changed configuration can be uploaded again, e.g. via the web based configuration interface.

The following chapters describe the configuration items, which can be used to configure the SRIO module. For information about the functionality provided by the SRIO module, please refer to the latest SRIO-Module Technical Reference Manual.



10.3.1 SRIO Port Initialization

Description:

Initializes a SRIO switch port and configures it to a specific port speed. Please refer to the "Switch to Fabric Port Mapping" tables in the SRIO Technical Reference Manuals.

Syntax:

srio port init = switch dev, port, speed

Parameter Description:

switch_dev:	switch device number 0,1
port:	physical switch port number
speed:	port speed
	0 - 1.25 Gbaud
	1 - 2.5 Gbaud
	2 - 3.125 Gbaud
	3 - 5.0 Gbaud
	4 - 6.25 Gbaud
nla	

Example:

srio port init = 0, 9, 2

Initializes port 9 of the first switch device to 3.125 Gbaud.

10.3.2 Write SRIO Module Byte Register

Description:

Write a value to a SRIO module byte register.

Syntax:

srio wregb = offs, value

Parameter Description:

offs: register offset value: value to write

Example:

srio wregb = 0×10 , $0 \times ff$

Write value 0xff to register at offset 0x10.



10.3.3 OR Value to SRIO Module Byte Register

Description:

ORs a value to a SRIO module byte register. This can be used to set specific bits of a register.

Syntax:

srio orregb = offs, value

Parameter Description:

offs: register offset value: value to OR with current register value

Example:

srio orregb = 0×10 , 0×01

Set bit 0 (0x01) in SRIO module byte register at offset 0x10.

10.3.4 AND Value to SRIO Module Register

Description:

ANDs a value to a SRIO module byte register. This can be used to clear specific bits of a register.

```
Syntax:
    srio andregb = offs, value
```

Parameter Description:

offs: register offset value: value to AND with current register value

Example:

srio and regb = 0×10 , $0 \times 7f$

Clear bit 7 (0x80) in SRIO module register at offset 0x10.



10.3.5 Write SRIO Module Switch Register (Indirect Long)

Description:

Write a value to a SRIO module switch register. Please refer to the "Switch to Fabric Port Mapping" tables in the SRIO Technical Reference Manuals to select correct switch_dev parameter.

Please refer to the SRIO switch User Manual for a description of the switch registers.

Syntax:

srio_wregil = switch_dev, offs, value

Parameter Description:

switch_dev:	switch device number 0,1
offs:	register offset
value:	value to write

Example:

srio_wregil = 0x10, 0xff

Write value 0xff to SRIO module switch register at offset 0x10.



10.3.6 OR Value to SRIO Module Switch Register (Indirect Long)

Description:

ORs a value to a SRIO module switch register. This can be used to set specific bits of a register. Please refer to the "Switch to Fabric Port Mapping" tables in the SRIO Technical Reference Manuals to select correct switch_dev parameter.

Please refer to the SRIO switch User Manual for a description of the switch registers.

Syntax:

srio orregil = switch dev, offs, value

Parameter Description:

switch_dev: switch device number 0,1
offs: register offset
value: value to OR with current register value

Example:

```
srio orregb = 0 \times 10, 0 \times 01
```

Set bit 0 (0x01) in SRIO module switch register at offset 0x10.


10.3.7 AND Value to SRIO Module Switch Register (Indirect Long)

Description:

ANDs a value to a SRIO module switch register. This can be used to clear specific bits of a register. Please refer to the "Switch to Fabric Port Mapping" tables in the SRIO Technical Reference Manuals to select correct switch_dev parameter.

Please refer to the SRIO switch User Manual for a description of the switch registers.

Syntax:

srio andregil = switch dev, offs, value

Parameter Description:

switch_dev: switch device number 0,1
offs: register offset
value: value to AND with current register value

Example:

```
srio_andregil = 0x10, 0x7f
```

Clear bit 7 (0x80) in SRIO module switch register at offset 0x10.



10.3.8 SET port route table entry on SRIO module V2.x

Description:

SETs port route table entry on SRIO2 module switch. This configuration parameter can be used for setting up the route table during E-keying only.

Note: A maximum of 16 IDs per port can be configured manually via this parameter.

Please refer to the "Switch to Fabric Port Mapping" tables in the SRIO Technical Reference Manuals to select correct switch_dev parameter.

Please refer to the SRIO switch User Manual for a description of the switch registers.

Syntax:

```
srio set port route = switch dev, destid, port
```

Parameter Description:

switch_dev: switch device number 0,1
destid: destination ID
port: port number 0, 1,..., 11

Example:

```
srio_set_port_route = 0, 1, 9
```

Configures switch 0 with a routing entry of ID#1 is related to port 9.



10.3.9 SET Port Link Timeout CSR[TIMEOUT] of SRIO module V2.x

Description:

SETs value TIMEOUT in the switch register Port Link Timeout Control CSR. The reset value of TIMEOUT in this switch register is 0xFFFFFF which represents a timeout period of TIMEOUT*352ns = 5,9sec. According to the User Manual of the switch, this value shall be changed to a value of 20-50us.

<u>Note:</u> In case that the SRIO2 script configuration is not enabled, the NAT-MCH firmware initializes the value TIMEOUT to 0x8E (0x8E * 352ns = 50us). If the SRIO2 script configuration is enabled (refer to chapter 0 "

NAT-MCH – User's Manual



SRIO Switch Configuration [9] (optional)" for details) this configuration parameter has to be determined to a value, which represents a timeout period of 20-50us.

Please refer to the "Switch to Fabric Port Mapping" tables in the SRIO Technical Reference Manuals to select correct switch_dev parameter.

Please refer to the SRIO switch \overline{U} ser Manual for a description of the switch registers.

Syntax:

srio set port lnk timeout = switch dev, timeout

Parameter Description:

switch_dev: switch device number 0,1
timeout: t(Timeout)/352ns

Example:

srio set port lnk timeout = 0, 57

Configures switch 0 with a timeout period of 20us (57 * 352ns = 20us).



10.3.10 SRIO Fru Max Speed

Description:

This configuration command reduces the maximum SRIO speed of a switch port that is connected to the related FRU device ID during E-keying. This configuration parameter decreases the maximum physical link speed as determined by the switch type hardware. During E-Keying process, this value is compared with the value of LinkTypeExt field of the related FRU device ID Link Descriptor, and the minor one is agreed as the link speed. The speed can only be decreased against its maximum physical possible value but not increased.

Syntax:

srio fru max speed = fru id, speed

Parameter Description:

fru_id:	FRU device Id of related AMC that connects to a switch port (AMC112, switch interconnects and Face plate uplinks; refer to Fehler! Verweisquelle konnte nicht gefunden werden . for details)
speed:	port speed 0 - 1.25 Gbaud 1 - 2.5 Gbaud 2 - 3.125 Gbaud 3 - 5.0 Gbaud 4 - 6.25 Gbaud
Note:	Both face plate uplinks can only work in a proper way with a reduced max. speed of 5.0 GBaud!

Example:

srio fru max speed = 5, 2

The above example reduces the maximum SRIO speed of the switch port that connects to FRU device ID 5 (AMC1) to 3.125 Gbaud during E-keying.



# AMC Slot Fabric D-G	# FRU device ID
AMC1	5
AMC2	6
AMC3	7
AMC4	8
AMC5	9
AMC6	10
AMC7	11
AMC8	12
AMC9	13
AMC10	14
AMC11	15
AMC12	16
MCH Update	240
(backplane connection to 2nd MCH)	
1st switch interconnect	241
2nd switch interconnection	242
3rd switch interconnection	243
Face plate uplink 1	250
Face plate uplink 2	251

Table 22: SRIO Switch to FRU device ID Mapping



10.3.11 SRIO Fru NEG1_TAP

Description:

This configuration command configures the SRIO NEG1_TAP parameter of the selected SRIO lane of a switch port that connects to a FRU device ID to the specific value.

Syntax:

srio_fru_neg1_tap = fru_id, lane, neg1_tap_value

Parameter Description:

fru_id:	FRU device Id of related AMC switch lanes (AMC112, switch interconnects and Face plate
	uplinks; refer to Fehler! Verweisquelle konnte
	nicht gefunden werden. for details)
lane:	lane number of the related switch port
	0 – 1^{st} lane of the selected port
	1 - 2^{nd} lane of the selected port
	2 - 3^{rd} lane of the selected port
	3 – 4^{th} lane of the selected port
	4 - all four lanes of the selected port
negl tap value:	NEG1 TAP value
	5 bit value (0-31)

Example:

 $srio_fru_neg1_tap = 5, 4, 2$

Set the SRIO NEG1_TAP parameter of all related switch lanes of the FRU device ID 5 (AMC1) to 2.



10.3.12 SRIO Fru POS1_TAP

Description:

This configuration command configures the SRIO POS1_TAP parameter of the selected SRIO lane of a switch port that connects to a FRU device ID to the specific value.

Syntax:

srio_fru_pos1_tap = fru_id, lane, pos1_tap_value

Parameter Description:

fru_id:	FRU device Id of related AMC switch lanes (AMC112, switch interconnects and Face plate
	uplinks; refer to Fehler! Verweisquelle konnte
	nicht gefunden werden. for details)
lane:	lane number of the related switch port
	0 - 1^{st} lane of the selected port
	1 - 2 nd lane of the selected port
	2 - 3^{rd} lane of the selected port
	3 – 4^{th} lane of the selected port
	4 - all four lanes of the selected port
posl tap value:	POS1 TAP value
	6 bit value (0-63)

Example:

```
srio_fru_pos1_tap = 5, 4, 2
```

Set the SRIO POS1_TAP parameter of all related switch lanes of the FRU device ID 5 (AMC1) to 2.



10.4 Unmanaged AMC Module Configuration

Unmanaged AMC modules can be configured via a text based script file, similar to the configuration file used for the Ethernet switch or clock module on the **NAT-MCH**.

The payload power of an unmanaged AMC module can be activated by using a so called "configuration item". The configuration item consists of an identifier and three parameters. The following example shows the configuration item "amc_pwr_on" which can be used to activate the payload power of an unmanaged AMC module.

 $amc_pwr_on = 7, 20, 0$

As shown above the configuration item identifier is always separated from the parameter list by an equals sign ('='). The parameters are always separated by a comma sign.

Comments within the configuration begin with a hash character ('#'), like:

```
#
# Item <<amc_pwr_on>>: initialize AMC pwr_on
#
# Syntax: amc_pwr_on = fru_id, current_max, t_delay
#
# Params: fru_id: amc fru id 5...30
# current_max: maximum current consumption in 100mA
# steps
# t_delay: pwr_on delay time in 1sec steps (max. 65535
# sec)
#
```

Example:

```
#
# Enable AMC 1 (fru id 5) with a maximum power consumption of
# 2.0A without a delay time
#
amc_pwr_on = 5, 20, 0
#
# Enable AMC 4 (fru id 8) with a maximum power consumption of
# 3.5A and a delay time of 35 seconds
#
amc pwr on = 8, 35, 35
```

The current AMC module configuration can be downloaded from the **NAT-MCH** e.g. by using the "Script Management" function in the web based configuration interface (refer to chapter 9 "Webserver"). The generated text file can be edited with a standard text editor and can be used



as a starting point for a user-defined configuration. The changed configuration can be uploaded again, e.g. via the web based configuration interface.

The AMC module configuration can also be stored in the onboard FLASH memory, e.g. by using the "Save current configuration to onboard FLASH memory" function in the web based configuration interface. This can be used to load the configuration for the AMC module during startup of the **NAT-MCH**.

Once the AMC module configuration is stored in the onboard FLASH memory, an AMC module (PS1 signal necessary) is powered when it is inserted according to the configuration parameters. A power up reset in a system with an inserted module will also power up the AMC module according to the configuration parameters.

10.5 Watchdog Timer configuration

When the Watchdog Timer is enabled in the **NAT-MCH** settings, it can be configured in more detail via the script file. The default configuration and the description of the different commands is shown below:

```
# Item <<wd exception reset>>: enable reset when an exception
#in NAT-MCH firmware occurs
#
# Syntax: wd exception reset = value
#
# Params: value: = 0 disabled; > 0 enabled
#
wd exception reset = 1
# Item <<wd task lost reset>>: enable reset when one important
#task of NAT-MCH firmware is lost
#
# Syntax: wd task lost reset = value
#
# Params: value: = 0 disabled; > 0 enabled
#
wd task lost reset = 1
#
  Item <<wd shutdown after reset>>: enable system shutdown
#after reset
#
# Syntax: wd shutdown after reset = value
#
# Params: value: = 0 disabled; > 0 enabled
#
wd shutdown after reset = 1
```



10.6 PCIe Module Configuration

The configuration of the HUB-PCIe-x48 (V2.x) and the HUB-PCIe-x80 module can be changed using the text based configuration script.

The following chapters describe the configuration items, which can be used to configure the HUB-PCIe module via script. Note that the configuration items might differ depending on the HUB-PCIe module version.

In case that the configuration parameters of the PCIe Module Configuration have been modified by updating the flash script file, a Power down and Power up cycle of the system has to be performed.

10.6.1 PCIe Virtual Switch Initialization

Description:

Initializes a virtual switch configuration of the PCIe switch. This configuration item provides the configuration option similar to the configuration option via the webserver interface (refer to chapter 9.1 "PCIe-Hub Module (optional)").

Syntax:

pcie vs cfg = vs id, up amc, nt up amc, ds amc list

Parameter Description:

vs_id:	Virtual Switch Id (VS_0, VS_1,VS_5)
up_amc:	Upstream PCIe device name
nt_up_amc:	NT-Upstream PCIe device name (only for VS_0 for
	all others only NONE) or NONE for none
ds_amc_list:	Downstream PCIe device name

The possibility of choosing one of the following PCIe device naming is depending of the HUB-PCIe module and the backplane connection that are used in the system!

NONE	-	none			
AMC1 4	_	AMC1,	port	47	
AMC24	-	AMC2,	port	47	
AMC3_4	_	AMC3,	port	47	
AMC4_4	_	AMC4,	port	47	
AMC5_4	-	AMC5,	port	47	
AMC6_4	-	AMC6,	port	47	
AMC7_4	_	AMC7,	port	47	
AMC8_4	-	AMC8,	port	47	
AMC9_4	-	AMC9,	port	47	
AMC10_4	-	AMC10,	port	47	
AMC11_4	-	AMC11,	port	47	
AMC12_4	_	AMC12,	port	47	
RTM_x16	-	RTM,	only	with	HUB-PCIe-x80



OPT1	-	OPT1,	only w	with	HUB-PCIe-x80	(assembly	option)
OPT2	-	opt2,	only w	with	HUB-PCIe-x80	(assembly	option)
AMC1 8	_	AMC1,	port	81	1		
AMC28	-	AMC2,	port	81	1		
AMC38	-	AMC3,	port	81	1		
AMC48	-	AMC4,	port	81	1		
AMC58	-	AMC5,	port	81	1		
AMC68	_	AMC6,	port	81	1		
AMC78	-	AMC7,	port	81	1		
AMC88	-	AMC8,	port	81	1		
AMC98	-	AMC9,	port	81	1		
AMC10 8	-	AMC10,	port	81	1		
AMC11 8	-	AMC11,	port	81	1		
AMC12 ⁸	_	AMC12,	port	81	1		

Example:

pcie_vs_cfg = VS_0, AMC1_4, NONE, AMC3_4, AMC5_4, AMC7_4
pcie_vs_cfg = VS_1, AMC2_4, NONE, AMC4_4, AMC6_4

This example initializes two virtual switches VS_0 and VS_1 as shown below:

	i	PCIe Vir	tual Sw	witch c	onfigur	ation							
elect Host AMCs (Upstream) for each virtual switch that shall be enabled first. elect Host AMCs (Non-Transparent Upstream) for each virtual switch that shall be enabled afterwards. elect which AMCs shall be connected to each virtual switch as downstream in the end.													
Virtual Switch	Upstream AMC	NT-Upstream AMC	A M C 1 47	A M C 2 47	A M C 3 47	A M C 4 47	A M C 5 47	A M C 6 47	A M C 7 47				
none			0	0	O	0	O	O	0				
Virtual Switch 0	AMC 1_4 🔻	- none - 🔻	۲	0	۲	0	۲	O	۲				
Virtual Switch 1	AMC 2_4 🔻		0	۲	0	۲	0	۲	0				
Virtual Switch 2	- none - 🔻		0	۲	۲	0	0	0	0				
Virtual Switch 3	- none - 🔻		0	0	0	0	0	0	0				
Virtual Switch 4	- none - 💌		0	0	۲	0	0	0	0				
Virtual Switch 5	- none - 💌		0	0	0	0	0	0	0				
Max. Link Speed			5.0 GT/s ▼	2.5 GT/s 🔻	8.0 GT/s 🔻	5.0 GT/s 🔻	2.5 GT/s ▼	8.0 GT/s 🔻	5.0 GT/s 💌				

Figure 29: PCIe Virtual Switch Initialization



10.6.2 PCIe Maximum Link Speed

Description:

Sets the maximum link speed of an AMC related to a PCIe virtual switch port (HUB-PCIe-x48 PCB \geq V2.0 or HUB-PCIe-x80 only). This configuration item provides the configuration option similar to the configuration option via the webserver interface (refer to chapter 9.1 "PCIe-Hub Module (optional)").

Syntax:

pcie lnk speed max = amc, speed

Parameter Description:

amc: related AMC port

	AMC1 4	_	AMC1,	port	47			
	AMC24	_	AMC2,	port	47			
	AMC34	_	AMC3,	port	47			
	AMC444	_	AMC4,	port	47			
	AMC54	_	AMC5,	port	47			
	AMC6 4	_	AMC6,	port	47			
	AMC7_4	_	AMC7,	port	47			
	AMC8_4	_	AMC8,	port	47			
	AMC9_4	-	AMC9,	port	47			
	AMC10_4	_	AMC10,	port	47			
	AMC11_4	_	AMC11,	port	47			
	AMC12_4	-	AMC12,	port	47			
	RTM_x16	-	RTM,	only	with	HUB-PCI	Ie-x80	
	OPT1	_	OPT1,	only	with	HUB-PCI	Ie-x80	(assembly
			optior	1)				
	OPT2	—	OPT2,	only	with	HUB-PCI	Ie-x80	(assembly
			optior	1)				
	AMC1_8	-	AMC1,	port	81	1		
	AMC2_8	—	AMC2,	port	81	1		
	AMC3_8	—	AMC3,	port	81	1		
	AMC4_8	-	AMC4,	port	81	1		
	AMC5_8	-	AMC5,	port	81	1		
	AMC6_8	-	AMC6,	port	81	1		
	AMC7_8	-	AMC7,	port	81	1		
	AMC8_8	—	AMC8,	port	81	1		
	AMC9_8	—	AMC9,	port	81	1		
	AMC10_8	-	AMC10,	port	812	1		
	AMC11_8	—	AMC11,	port	81	1		
	AMC12_8	—	AMC12,	port	81	1		
speed: ma	x. link	sp	eed					
	LS_2_5G	ſs	- 2.5	GT/s	5			
	LS_5_0G1	ſs	- 5.0	GT/s	5			
	LS_8_0G	ſs	- 8.0	GT/s	5			



Example:

pcie_lnk_speed_max	=	AMC1_4,	LS_5_0GTs
<pre>pcie_lnk_speed_max</pre>	=	$AMC2_4$,	LS_2_5GTs
pcie_lnk_speed_max	=	AMC4 4,	LS_5_0GTs
pcie_lnk_speed_max	=	AMC54,	LS_2_5GTs
pcie_lnk_speed_max	=	AMC7 4 ,	LS_5_0GTs

This example initializes the maximum link speed of the AMC as shown below:

	PCIe Virtual Switch configuration													
elect Host AMCs (Upstream) for each virtual switch that shall be enabled first. ielect Host AMCs (Non-Transparent Upstream) for each virtual switch that shall be enabled afterwards. ielect which AMCs shall be connected to each virtual switch as downstream in the end.														
Virtual Switch	Upstream AMC	NT-Upstream AMC	A M C 1 47	A M C 2 47	A M C 3 47	A M C 4 47	A M C 5 47	A M C 6 47	A M C 7 47					
none			0	0	0	0	0	0	Ô					
Virtual Switch 0	AMC 1_4 🔻	- none - 🔻	0	0	۲	0	۲	O	۲					
Virtual Switch 1	AMC 2_4 🔻		0	۲	0	۲	0	۲	O					
Virtual Switch 2	- none - 🔻		0	0	0	0	0	0	0					
Virtual Switch 3	- none - 💌		0	0	0	0	0	0	0					
Virtual Switch 4	- none - 💌		0	0	0	0	0	0	0					
Virtual Switch 5	- none - 💌		0	0	0	0	0	0	0					
Max. Link Speed			5.0 GT/s 🔻	2.5 GT/s 🔻	8.0 GT/s 🔻	5.0 GT/s 🔻	2.5 GT/s 🔻	8.0 GT/s 🔻	5.0 GT/s 🔻					

Figure 30: PCIe Maximum Link Speed



10.6.3 PCIe Upstream slot power up delay

Description:

Sets the parameter $\langle Upstream slot power up delay \rangle$ of the NAT-MCH configuration (HUB-PCIe-x48 PCB $\rangle = V2.0$ or HUB-PCIe-x80 only). This configuration item provides the configuration option similar to the configuration option via the NAT-MCH configuration interface (refer to chapter 5.4.7 "PCIe Switch Configuration [9] (optional)").

Syntax:

pcie_up_delay = value

Parameter Description:

value: upstream slot power up delay time in seconds (min. 5sec)

Example:

pcie_up_delay = 10

This example initializes the parameter <Upstream slot power up delay> to 10 seconds.

10.6.4 PCIe hot plug delay for AMCs

Description:

Sets the parameter <PCIe hot plug delay for AMCs> of the **NAT-MCH** configuration. This configuration item provides the configuration option similar to the configuration option via the **NAT-MCH** configuration interface (refer to chapter 5.4.7 "PCIe Switch Configuration [9] (optional)").

Syntax:

```
pcie amc up delay = value
```

Parameter Description:

value: PCIe hot plug delay time for AMCs in seconds
 (default 0sec)

Example:

pcie amc up delay = 2

This example initializes the parameter <PCIe hot plug delay for AMCs> to 2 seconds.



10.6.5 PCIe 100 MHz spread spectrum clock

Description:

Sets the parameter <100 MHz spread spectrum clock> of the **NAT-MCH** configuration. This configuration item provides the configuration option similar to the configuration option via the **NAT-MCH** configuration interface (refer to chapter 5.4.7 "PCIe Switch Configuration [9] (optional)").

Syntax:

pcie_spread = value

Parameter Description:

value: 0 = disabled (default); 1 = enabled Note: SSC only selectable when no LOSC option assembled

and HUB-PCIe-x48 PCB >= V2.0 or HUB-PCIe-x80!

Example:

pcie spread = 1

This example initializes the parameter <100 MHz spread spectrum clock> to 1 and enables the 100 MHz spread spectrum clock.

10.6.6 PCIe hot plug support

Description:

Sets the parameter <hot plug support> of the **NAT-MCH** configuration. This configuration item provides the configuration option similar to the configuration option via the **NAT-MCH** configuration interface (refer to chapter 5.4.7 "PCIe Switch Configuration [9] (optional)").

Syntax:

pcie hot plug = value

Parameter Description:

value: 0 = disabled (default); 1 = enabled

Example:

pcie_hot_plug = 1

This example initializes the parameter <hot plug support> to 1 and enables the PCIe Hot Plug Support.



10.6.7 PCIe early ekey (before payload)

Description:

Sets the parameter <PCIe early ekey (before payload)> of the NAT-MCH configuration. This configuration item provides the configuration option similar to the configuration option via the NAT-MCH configuration interface (refer to chapter 5.4.7 "PCIe Switch Configuration [9] (optional)").

Syntax:

pcie_ek_early = value

Parameter Description:

value: 0 = disabled (default); 1 = enabled

Example:

 $pcie_ek_early = 1$

This example initializes the parameter <PCIe early ekey (before payload)> to 1 and enables the PCIe early ekey (before payload).

10.6.8 PCIe SSC isolation for RTM

Description:

Sets the parameter <SSC isolation for RTM> of the **NAT-MCH** configuration (HUB-PCIe-x80 only). This configuration item provides the configuration option similar to the configuration option via the **NAT-MCH** configuration interface (refer to chapter 5.4.7 "PCIe Switch Configuration [9] (optional)").

Syntax:

pcie_ssc_iso_rtm = value

Parameter Description:

value: 0 = disabled (default); 1 = enabled

Note: Configuration item only available on a HUB-PCIe-x80!

Example:

pcie_ssc_iso_rtm = 1

This example initializes the parameter <SSC isolation for RTM> to 1 and enables the SSC isolation for RTM.



10.6.9 PCIe allow reset propagation for RTM

Description:

Sets the parameter <allow reset propagation> of the **NAT-MCH** configuration (HUB-PCIex80 only). This configuration item provides the configuration option similar to the configuration option via the **NAT-MCH** configuration interface (refer to chapter 5.4.7 "PCIe Switch Configuration [9] (optional)").

Syntax:

```
pcie res from rtm = value
```

Parameter Description:

value: 0 = disabled (default); 1 = enabled

Note: Configuration item only available on a HUB-PCIe-x80!

Example:

pcie_res_from_rtm = 1

This example initializes the parameter <allow reset propagation> to 1 and enables the reset propagation for RTM.



10.7 Configure primary/secondary NAT-MCH with the same script file

In a redundant system with two **NAT-MCHs**, it is helpful to setup both modules in one script file and upload this to both **NAT-MCHs**.

To distinguish each **NAT-MCH** and its modules (PCIe/SRIO/XAUI/Clock), there are three parameters before every part of the script file:

Syntax:

mch_id = value1
mez_id = value2
inst id = value3

Parameter Description:

```
value1: 0 = MCH site 1; 1 = MCH site 2
value2: 0 = base module; 1 = clock module; 2 = hub module
value3: 0 = default; (unused up to now)
```

Example:

mch_id = 0
mez_id = 2
inst_id = 0
« other script parameter »

This example configures the hub module for MCH 1.

To add the configuration for the hub module of the second **NAT-MCH**, just duplicate all these parameter including « other script parameter » and change the "mch_id" parameter to "1".

Example:

```
mch_id = 1
mez_id = 2
inst_id = 0
« other script parameter »
```

Note:

- The mch_id has to be changed for all parts of the script
- The script file has to be uploaded to *both* NAT-MCHs, because an NAT-MCH can only configure itself



11 N+1 Power Module Configurations

The **NAT-MCH** firmware supports up to four Power Modules. With three or four Power Modules, it is possible to realize a N+1 redundancy or redundant load sharing configuration. The **NAT-MCH** gets the information on how to configure the Power Modules from the backplane FRU. NATView can be used to configure the backplane FRU.

11.1 Power Channel

Up to16 power channels are available in an uTCA system, one power channel for every FRU in the system (MCHs, CUs and AMCs). To every power channel up to two Power Modules can be assigned, one primary and one secondary. The information about the assignment of the Power Modules to the power channels is stored in the backplane FRU information.



Figure 31: Power Channels

11.2 Redundancy (2 PMs)

A traditional redundant setup features two Power Modules, with every one of them assigned to every power channel. When the primary Power Module fails, the secondary Power Module will take over and the system will work further without interruption.

In a redundancy setup, only the power of one Power Module is available.



Figure 32: Power Modules – Redundancy



11.3Load Sharing (2 PMs)

In a load sharing configuration, only one Power Module is assigned to a power channel. The total power of all Power Modules can be used for the system, but when a Power Module fails, every FRU assigned to this Power Module also fails due to missing power.

PM 1 (primary)									PM	2 (p	orima	ary)			
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
	Power Channels														
MCH1	MCH2	CU 1	CU 2	AMC1	AMC2	AMC3	AMC4	AMC5	AMC6	AMC7	AMC8	AMC9	AMC10	AMC11	AMC12

Figure 33: Power Modules – Load Sharing

11.4N+1 Redundancy (3/4 PMs)

A N+1 redundant configuration provides two or three primary Power Modules and one secondary Power Module. The power budget for the complete system is the sum of the primary Power Modules.

When one of the primary Power Modules fails, the secondary Power Module will take over immediately.



Figure 34: Power Modules – N+1-Redundancy



11.5 Redundant Load Sharing (4 PMs)

A redundant load sharing configuration is built up of two primary and two secondary Power Modules. The power budget for the complete system is the sum of two of them. The system will still work with up to two failing Power Modules.

PM 2 (redundant)						PM 4	l (re	dun	dant)					
PM 1 (primary)					PM	3 (p	orima	ary)							
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
	Power Channels														
MCH1	MCH2	CU 1	CU 2	AMC1	AMC2	AMC3	AMC4	AMC5	AMC6	AMC7	AMC8	AMC9	AMC10	AMC11	AMC12

Figure 35: Power Modules – Redundant Load Sharing



12 Hardware Releases

12.1 Known Hardware Issues

12.1.1 V2.x PCB release

No hardware issues known at the time this manual was released.

12.1.2 V2.0 PCB release

Boards with release codes earlier than 070717 need to be upgraded to support **NAT-MCH** hot swap capability and **NAT-MCH** redundancy support

12.1.3 V1.1 PCB release

Boards with release codes earlier than 070717 need to be upgraded to support **NAT-MCH** hot swap capability and **NAT-MCH** redundancy support.

12.1.4 V1.0 PCB release

Hot swap support not possible



Appendix A Connector Pinouts

Appendix A 1 Console Connector – RS232

The following table shows the pin assignment of the signals of the RS232 interface, which is wired to the Mini-USB connector S1.

The parameters of the console port are: 19200, 8, N, 1

Pin#	Signal	Signal	Pin#
1	PSC0 RTS	PSC0 RXD	2
3	PSC0 TXD	PSC0 CTS	4
5	GND		

Table 23: Pin	Assignment	of the Front-	panel Connector	· S1	(RS232)
---------------	------------	---------------	-----------------	------	---------

Appendix A 2 Ethernet Connector – GbE Uplink

The following table shows the pin assignment of the RJ45 connector of the GbE Uplink port. This connector carries the 1000BaseT signals of the Ethernet interface of the Gigabit Ethernet Switch.

Pin#	Signal	Signal	Pin#.
1	MDI0+	MDI0-	2
3	MDI1+	MDI2+	4
5	MDI2-	MDI1-	6
7	MDI3+	MDI3-	8

Table 24 Pin Assignment of the Front-panel Connector S2 (GbE Uplink)

Appendix A 3 Ethernet Connector – 100 BaseT Management Port

The following table shows the pin assignment of the RJ45 connector that carries the 100BaseT signals of the Ethernet interface of the ColdFire CPU. Termination is the 100BaseT termination used for pins 4, 5, 7, and 8.

Pin#	Signal	Signal	Pin#.
1	TX+	TX-	2
3	RX+	Term.	4
5	Term.	RX-	6
7	Term.	Term.	8

Table 25 Pin Assignment of the Front-panel Connector (100 BaseT)



Appendix A 4 External Clock Reference Connector

The following table shows the pin assignment of the signals of the external reference clock interface. SMA1 is located directly besides the USB console jack, SMA2 is placed next to GbE2 interface.

Pin#	Signal	Signal	Pin#
Center	EXTREF_P	EXTREF_N	Shield

Table 26: Pin Assignment of the Clock Connector S3



Appendix A 5 NAT-MCH Base6/12 – Connector Tongue 1

Pin#	Signal	Signal	Pin#
1	GND	PWR ON	170
2	PWR	Reserved for TDI	169
3	/PS1	Reserved for TDO	168
4	MP	Reserved for TRST#	167
5	GA0	Reserved for TMS	166
6	RESVD	Reserved for TCK	165
7	GND	GND	164
8	RESVD	TxFA-1+	163
9	PWR	TxFA-1-	162
10	GND	GND	161
11	TxFUA+	RxFA-1+	160
12	TxFUA-	RxFA-1-	159
13	GND	GND	158
14	RxFUA+	TxFA-2+	157
15	RxFUA-	TxFA-2-	156
16	GND	GND	155
17	GA1	RxFA-2+	154
18	PWR	RxFA-2-	153
19	GND	GND	152
20	TxFA-3+	TxFA-4+	151
21	TxFA-3-	TxFA-4-	150
22	GND	GND	149
23	RxFA-3+	RxFA-4+	148
24	RxFA-3-	RxFA-4-	147
25	GND	GND	146
26	GA2	TxFA-6+	145
27	PWR	TxFA-6-	144
28	GND	GND	143
29	TxFA-5+	RxFA-6+	142
30	TxFA-5-	RxFA-6-	141
31	GND	GND	140
32	RxFA-5+	TxFA-8+	139
33	RxFA-5-	TxFA-8-	138
34	GND	GND	137
35	TxFA-7+	RxFA-8+	136
36	TxFA-7-	RxFA-8-	135
37	GND	GND	134
38	RxFA-7+	/TMREQ	133
39	RxFA-7-	RSVD	132
40	GND	GND	131
41	/ENABLE	I2C_SCL	130
42	PWR	I2C_SDA	129
43	GND	GND	128
44	TxFA-9+	IPMB0-SCL-A	127
45	TxFA-9-	IPMB0-SDA-A	126
46	GND	GND	125
47	RxFA-9+	IPMB0-SCL-B	124
48	RxFA-9-	IPMB0-SDA-B	123



Pin#	Signal	Signal	Pin#
49	GND	GND	122
50	TxFA-10+	IPMBL-SCL-1	121
51	TxFA-10-	IPMBL-SDA-1	120
52	GND	GND	119
53	RxFA-10+	IPMBL-SCL-2	118
54	RxFA-10-	IPMBL-SDA-2	117
55	GND	GND	116
56	SCL_L	IPMBL-SCL-3	115
57	PWR	IPMBL-SDA-3	114
58	GND	GND	113
59	TxFA-11+	IPMBL-SCL-4	112
60	TxFA-11-	IPMBL-SDA-4	111
61	GND	GND	110
62	RxFA-11+	IPMBL-SCL-5	109
63	RxFA-11-	IPMBL-SDA-5	108
64	GND	GND	107
65	TxFA-12+	IPMBL-SCL-6	106
66	TxFA-12-	IPMBL-SDA-6	105
67	GND	GND	104
68	RxFA-12+	IPMBL-SCL-7	103
69	RxFA-12-	IPMBL-SDA-7	102
70	GND	GND	101
71	SDA_L	IPMBL-SCL-8	100
72	PWR	IPMBL-SDA-8	99
73	GND	GND	98
74	XOVER0+	IPMBL-SCL-9	97
75	XOVER0-	IPMBL-SDA-9	96
76	GND	GND	95
77	XOVER1+	IPMBL-SCL-10	94
78	XOVER1-	IPMBL-SDA-10	93
79	GND	GND	92
80	XOVER2+	IPMBL-SCL-11	91
81	XOVER2-	IPMBL-SDA-11	90
82	GND	GND	89
83	/PS0	IPMBL-SCL-12	88
84	PWR	IPMBL-SDA-12	87
85	GND	GND	86

 Table 27 NAT-MCH Connector Tongue 1



Appendix A 6 NAT-MCH-Clock Connector Tongue 2

Pin#	Signal	Signal	Pin#
1	GND	GND	170
2	RSVD	RSVD	169
3	RSVD	RSVD	168
4	GND	GND	167
5	RSVD	RSVD	166
6	RSVD	RSVD	165
7	GND	GND	164
8	CLK3_Tx+	CLK3_Rx+	163
9	CLK3 Tx-	CLK3_Rx-	162
10	GND	GND	161
11	CLK1_Tx+	CLK1_Rx+	160
12	CLK1 Tx-	CLK1_Rx-	159
13	GND	GND	158
14	TxFB-1+	RxFB-1+	157
15	TxFB-1-	RxFB-1-	156
16	GND	GND	155
17	TxFB-2+	RxFB-2+	154
18	TxFB-2-	RxFB-2-	153
19	GND	GND	152
20	TxFB-3+	RxFB-3+	151
21	TxFB-3-	RxFB-3-	150
22	GND	GND	149
23	TxFB-4+	RxFB-4+	148
24	TxFB-4-	RxFB-4-	147
25	GND	GND	146
26	TxFB-5+	RxFB-5+	145
27	TxFB-5-	RxFB-5-	144
28	GND	GND	143
29	TxFB-6+	RxFB-6+	142
30	TxFB-6-	RxFB-6-	141
31	GND	GND	140
32	CLK3-1+	CLK3-7+	139
33	CLK3-1-	CLK3-7-	138
34	GND	GND	137
35	CLK3-2+	CLK3-8+	136
36	CLK3-2-	CLK3-8-	135
37	GND	GND	134
38	CLK3-3+	CLK3-9+	133
39	CLK3-3-	CLK3-9-	132
40	GND	GND	131
41	CLK3-4+	CLK3-10+	130
42	CLK3-4-	CLK3-10-	129
43	GND	GND	128
44	CLK3-5+	CLK3-11+	127
45	CLK3-5-	CLK3-11-	126
46	GND	GND	125
47	CLK3-6+	CLK3-12+	124
48	CLK3-6-	CLK3-12-	123



Pin#	Signal	Signal	Pin#
49	GND	GND	122
50	CLK1-1+	CLK2-1+	121
51	CLK1-1-	CLK2-1-	120
52	GND	GND	119
53	CLK1-2+	CLK2-2+	118
54	CLK1-2-	CLK2-2-	117
55	GND	GND	116
56	CLK1-3+	CLK2-3+	115
57	CLK1-3-	CLK2-3-	114
58	GND	GND	113
59	CLK1-4+	CLK2-4+	112
60	CLK1-4-	CLK2-4-	111
61	GND	GND	110
62	CLK1-5+	CLK2-5+	109
63	CLK1-5-	CLK2-5-	108
64	GND	GND	107
65	CLK1-6+	CLK2-6+	106
66	CLK1-6-	CLK2-6-	105
67	GND	GND	104
68	CLK1-7+	CLK2-7+	103
69	CLK1-7-	CLK2-7-	102
70	GND	GND	101
71	CLK1-8+	CLK2-8+	100
72	CLK1-8-	CLK2-8-	99
73	GND	GND	98
74	CLK1-9+	CLK2-9+	97
75	CLK1-9-	CLK2-9-	96
76	GND	GND	95
77	CLK1-10+	CLK2-10+	94
78	CLK1-10-	CLK2-10-	93
79	GND	GND	92
80	CLK1-11+	CLK2-11+	91
81	CLK1-11-	CLK2-11-	90
82	GND	GND	89
83	CLK1-12+	CLK2-12+	88
84	CLK1-12-	CLK2-12-	87
85	GND	GND	86

 Table 28 NAT-MCH Connector Tongue 2



Appendix A 7 NAT-MCH Hub-Module Connector Tongue 3

Pin#	Signal	Signal	Pin#
1	GND	GND	170
2	RSVD	RSVD	169
3	RSVD	RSVD	168
4	GND	GND	167
5	RSVD	RSVD	166
6	RSVD	RSVD	165
7	GND	GND	164
8	TxFUD+	RxFUD+	163
9	TxFUD-	RxFUD-	162
10	GND	GND	161
11	TxFUE+	RxFUE+	160
12	TxFUE-	RxFUE-	159
13	GND	GND	158
14	TxFD1+	RxFD1+	157
15	TxFD1-	RxFD1-	156
16	GND	GND	155
17	TxFE1+	RxFE1+	154
18	TxFE1-	RxFE1-	153
19	GND	GND	152
20	TxFF1+	RxFF1+	151
21	TxFF1-	RxFF1-	150
22	GND	GND	149
23	TxFG1+	RxFG1+	148
24	TxFG1-	RxFG1-	147
25	GND	GND	146
26	TxFD2+	RxFD2+	145
27	TxFD2-	RxFD2-	144
28	GND	GND	143
29	TxFE2+	RxFE2+	142
30	TxFE2-	RxFE2-	141
31	GND	GND	140
32	TxFF2+	RxFF2+	139
33	TxFF2-	RxFF2-	138
34	GND	GND	137
35	TxFG2+	RxFG2+	136
36	TxFG2-	RxFG2-	135
37	GND	GND	134
38	TxFD3+	RxFD3+	133
39	TxFD3-	RxFD3-	132
40	GND	GND	131
41	TxFE3+	RxFE3+	130
42	TxFE3-	RxFE3-	129
43	GND	GND	128
44	TxFF3+	RxFF3+	127
45	TxFF3-	RxFF3-	126
46	GND	GND	125
47	TxFG3+	RxFG3+	124
48	TxFG3+	RxFG3-	123



Pin#	Signal	Signal	Pin#
49	GND	GND	122
50	TxFD4+	RxFD4+	121
51	TxFD4-	RxFD4-	120
52	GND	GND	119
53	TxFE4+	RxFE4+	118
54	TxFE4-	RxFE4-	117
55	GND	GND	116
56	TxFF4+	RxFF4+	115
57	TxFF4-	RxFF4-	114
58	GND	GND	113
59	TxFG4+	RxFG4+	112
60	TxFG4-	RxFG4-	111
61	GND	GND	110
62	TxFD5+	RxFD5+	109
63	TxFD5-	RxFD5-	108
64	GND	GND	107
65	TxFE5+	RxFE5+	106
66	TxFE5-	RxFE5-	105
67	GND	GND	104
68	TxFF5+	RxFF5+	103
69	TxFF5-	RxFF5-	102
70	GND	GND	101
71	TxFG5+	RxFG5+	100
72	TxFG5-	RxFG5-	99
73	GND	GND	98
74	TxFD6+	RxFD6+	97
75	TxFD6-	RxFD6-	96
76	GND	GND	95
77	TxFE6+	RxFE6+	94
78	TxFE6-	RxFE6-	93
79	GND	GND	92
80	TxFF6+	RxFF6+	91
81	TxFF6+	RxFF6-	90
82	GND	GND	89
83	TxFG6+	RxFG6+	88
84	TxFG6-	RxFG6-	87
85	GND	GND	86

 Table 29 NAT-MCH Connector Tongue 3



Appendix A 8 NAT-MCH Hub-Module Connector Tongue 4

Pin#	Signal	Signal	Pin#
1	GND	GND	170
2	RSVD	RSVD	169
3	RSVD	RSVD	168
4	GND	GND	167
5	RSVD	RSVD	166
6	RSVD	RSVD	165
7	GND	GND	164
8	TxFUF+	RxFUF+	163
9	TxFUF-	RxFUF-	162
10	GND	GND	161
11	TxFUG+	RxFUG+	160
12	TxFUG-	RxFUG-	159
13	GND	GND	158
14	TxFD7+	RxFD7+	157
15	TxFD7-	RxFD7-	156
16	GND	GND	155
17	TxFE7+	RxFE7+	154
18	TxFE7-	RxFE7-	153
19	GND	GND	152
20	TxFF7+	RxFF7+	151
21	TxFF7-	RxFF7-	150
22	GND	GND	149
23	TxFG7+	RxFG7+	148
24	TxFG7-	RxFG7-	147
25	GND	GND	146
26	TxFD8+	RxFD8+	145
27	TxFD8-	RxFD8-	144
28	GND	GND	143
29	TxFE8+	RxFE8+	142
30	TxFE8-	RxFE8-	141
31	GND	GND	140
32	TxFF8+	RxFF8+	139
33	TxFF8-	RxFF8-	138
34	GND	GND	137
35	TxFG8+	RxFG8+	136
36	TxFG8-	RxFG8-	135
37	GND	GND	134
38	TxFD9+	RxFD9+	133
39	TxFD9-	RxFD9-	132
40	GND	GND	131
41	TxFE9+	RxFE9+	130
42	TxFE9-	RxFE9-	129
43	GND	GND	128
44	TxFF9+	RxFF9+	127
45	TxFF9-	RxFF9-	126
46	GND	GND	125
47	TxFG9+	RxFG9+	124
48	TxFG9+	RxFG9-	123



Pin#	Signal	Signal	Pin#
49	GND	GND	122
50	TxFD10+	RxFD10+	121
51	TxFD10-	RxFD10-	120
52	GND	GND	119
53	TxFE10+	RxFE10+	118
54	TxFE10-	RxFE10-	117
55	GND	GND	116
56	TxFF10+	RxFF10+	115
57	TxFF10-	RxFF10-	114
58	GND	GND	113
59	TxFG10+	RxFG10+	112
60	TxFG10-	RxFG10-	111
61	GND	GND	110
62	TxFD11+	RxFD11+	109
63	TxFD11-	RxFD11-	108
64	GND	GND	107
65	TxFE11+	RxFE11+	106
66	TxFE11-	RxFE11-	105
67	GND	GND	104
68	TxFF11+	RxFF11+	103
69	TxFF11-	RxFF11-	102
70	GND	GND	101
71	TxFG11+	RxFG11+	100
72	TxFG11-	RxFG11-	99
73	GND	GND	98
74	TxFD12+	RxFD12+	97
75	TxFD12-	RxFD12-	96
76	GND	GND	95
77	TxFE12+	RxFE12+	94
78	TxFE12-	RxFE12-	93
79	GND	GND	92
80	TxFF12+	RxFF12+	91
81	TxFF12+	RxFF12-	90
82	GND	GND	89
83	TxFG12+	RxFG12+	88
84	TxFG12-	RxFG12-	87
85	GND	GND	86

 Table 30: NAT-MCH Connector Tongue 4



Appendix B N.A.T. defined OEM IPMI Messages and Sensors

Appendix B 1 IPMI Messages to Read and Write Register

The following chapter lists the IPMI extensions defined by N.A.T. for reading and writing registers on the hub/clock mezzanine modules.

Byte	Data Field
Request Data	
1	PICMG Identifier = $0x00$
2	0x00
3	Register Number
Response Data	
1	Completion Code
2	PICMG Identifier = $0x00$
3	Register Read value

Table 31: IPMI-Message – Read Register Command

Byte	Data Field
Request Data	
1	PICMG Identifier = $0x00$
2	0x00
3	Register Number
4	Register Write value
Response Data	
1	Completion Code
2	PICMG Identifier = $0x00$

 Table 32: IPMI-Message – Write Register Command

Byte	Data Field
Request Data	
1	PICMG Identifier = $0x00$
2	0x00
3	Register Number
4	Bit Number (0-7) to set
Response Data	
1	Completion Code
2	PICMG Identifier = $0x00$

Table 33: IPMI-Message – Set Bit Command



Byte	Data Field
Request Data	
1	PICMG Identifier = $0x00$
2	0x00
3	Register Number
4	Bit Number (0-7) to clear
Response Data	
1	Completion Code
2	PICMG Identifier = $0x00$

Table 34: IPMI-Message – Clear Bot Command

Byte	Data Field
Request Data	
1	PICMG Identifier = $0x00$
2	0x00
3	Register Number
4	Bit Number (0-7) to pulse low
Response Data	
1	Completion Code
2	PICMG Identifier = $0x00$

Table 35: IPMI-Message – Pulse Bit Low Command

Byte	Data Field
Request Data	
1	PICMG Identifier = $0x00$
2	0x00
3	Register Number
4	Bit Number (0-7) to pulse high
Response Data	
1	Completion Code
2	PICMG Identifier = $0x00$

Table 36: IPMI-Message – Pulse Bit High Command



Byte	Data Field
Request Data	
1	PICMG Identifier = $0x00$
2	0x00
3	Device Number
4	Register Number [3]
5	Register Number [2]
6	Register Number [1]
7	Register Number [0]
Response Data	
1	Completion Code
2	PICMG Identifier = $0x00$
3	Read Register Value [0]
4	Read Register Value [1]
5	Read Register Value [2]
6	Read Register Value [3]

Table 37: IPMI-Message – Read Register Long Word Command

Byte	Data Field
Request Data	
1	PICMG Identifier = $0x00$
2	0x00
3	Device Number
4	Register Number [3]
5	Register Number [2]
6	Register Number [1]
7	Register Number [0]
8	Data[0]
9	Data[1]
10	Data[2]
11	Data[3]
Response Data	
1	Completion Code
2	PICMG Identifier = $0x00$

Table 38: IPMI-Message – Write Register Long Word Command


Byte	Data Field		
Request Data			
1	PICMG Identifier = $0x00$		
2	0x00		
3	Device Number		
4	Register Number [0]		
5	Register Number [1]		
6	Register Number [2]		
7	Register Number [3]		
Response Data			
1	Completion Code		
2	PICMG Identifier = $0x00$		
3	Read Register Value [0]		
4	Read Register Value [1]		
5	Read Register Value [2]		
6	Read Register Value [3]		

Table 39: IPMI-Message – Read Register Long Word Command

Byte	Data Field		
Request Data			
1	PICMG Identifier = $0x00$		
2	0x00		
3	Device Number		
4	Register Number [0]		
5	Register Number [1]		
6	Register Number [2]		
7	Register Number [3]		
8	Data[0]		
9	Data[1]		
10	Data[2]		
11	Data[3]		
Response Data			
1	Completion Code		
2	PICMG Identifier = $0x00$		

Table 40: IPMI-Message – Write Register Long Word Command



Byte	Data Field		
Request Data			
1	PICMG Identifier = $0x00$		
2	0x00		
3	Device Number		
4	Length		
Response Data			
1	Completion Code		
2	PICMG Identifier = $0x00$		
3-N	Data		

Table 41: IPMI-Message – Read Block Command

Byte	Data Field		
Request Data			
1	PICMG Identifier = $0x00$		
2	0x00		
3	Device Number		
4	Length		
5-N	Data		
Response Data			
1	Completion Code		
2	PICMG Identifier = $0x00$		

Table 42: IPMI-Message – Write Block Command

Controller/Vendor specific extensions – NetFn is IPMI_NETFN_CONTR0 (IPMI)

0x01
0x02
0x03
0x04
0x05
0x06
0x07
0x08
0x09
0x0a
0x0b
0x0c



The I²C addresses of the Hub/clock IPMI devices are:

Device	MCH Site 1	MCH Site 2
Clock Module	0x14	0x18
Hub Module	0x16	0x1a

Table 43: I²C Addresses of HUB/CLK IPMI devices

Appendix B 2 Register access using IPMItool

This chapter gives a list of example calls for IPMItool to access registers on the clock or hub modules. Please note that register access IPMI messages have to be 'double bridged' to be delivered to the related modules which requires at least IPMItool version 1.8.11.

Read the Clock Module board identifier:

ipmitool -H 132.147.160.251 -P "" -t 0x82 -T 0x14 raw 0x30 0x01 0x00
0x00 0x00

Read the Clock Module PCB version:

ipmitool -H 132.147.160.251 -P ``" -t 0x82 -T 0x14 raw 0x30 0x01 0x00
0x00 0x01

Read the Clock Module reference 0 selection:

ipmitool -H 132.147.160.251 -P ``" -t 0x82 -T 0x14 raw 0x30 0x01 0x00
0x00 0x04

Write the Clock Module reference 0 selection to 0xaa:

ipmitool -H 132.147.160.251 -P « » -t 0x82 -t 0x14 raw 0x30 0x02 0x00
0x00 0x04 0xaa



Appendix B 3 HPM update via IPMItool

It is also possible to access any AMC, Power Module, Cooling Unit etc. by IPMItool via the **NAT-MCH**. In this example, the firmware of Power Module 1 shall be updated with IPMItool. Please refer to the IPMItool documentation for further parameters.

« ipmitool –I lan –H 192.168.1.146 –A none –T 0x82 –B 0 –t 0xc2 –b 7 hpm upgrade fw.hpm »

« ipmitool –I lan –H 192.168.1.146 –A none –T 0x82 –B 0 –t 0xc2 –b 7 hpm activate »

Parameters used:

-I lan	// interface: lan
-Н 192.168.1.146	// ip-address: 192.168.1.146
-A none	// authentication: none
-T 0x82	// target address of the carrier (80h + (Carrier Number * 2))
-B 0	// bus id of the carrier (IPMB-0)
-t 0xc2	// target address (power module 1 has IPMB-L address 0xc2)
-b 7	// bus is (IPMB-L)
hpm upgrade firmware.hpm	// command to load and install FW to device

If the device has been upgraded successfully, make sure to activate the new firmware with the command:

hpm activate

// activate upgraded firmware

Other possible commands are :

targetcap		// shows target capabilities
hpm compprop <id></id>	<select></select>	// shows component properties
<select>=1</select>	show firmwa	re revision
<select>=2</select>	show compor	nent type
hpm upgstatus		// status of the last long duration command

The I²C addresses of several FRU devices are:

Device	Target Address
AMC 1	0x72
AMC 2	0x74
AMC 12	0x88
CU 1	0xa8
CU 2	0xaa
PM 1	0xc2
PM 2	0xc4
PM 3	0xc6
PM 4	0xc8

Table 44: FRU Devices I²C Addresses



Appendix B 4 OEM MCH Sensors

The **NAT-MCH** provides different OEM sensors to show additional information about the system state which is not defined in any specifications. These sensors are explained in this chapter.

Redundancy Sensor:

Sensor Type	Entity	FRU ID	Events in SEL
0xc2	MCMC	3 (MCH1) / 4 (MCH2)	Yes

Table 45: Redundancy Sensor

The redundancy sensor detects one of three redundancy states of the **NAT-MCH**, which are reflected in the sensor values as shown below:

Sensor Value	Description	
01	Primary alone (other NAT-MCH not operational)	
03	Primary redundant (other NAT-MCH is operational)	
02	Secondary	

Table 46: Redundancy Sensor – Values

Link State Sensor:

Sensor Type	Entity	FRU ID	Events in SEL
0xc1	Hub Module	61(MCH1) / 63(MCH2)	Yes

Table 47: Link State Sensor



Appendix C Shelf and Carrier Manager

Appendix C 1 Overview

The **NAT-MCH** firmware logically separates the Shelf Manager (ShM) and Carrier Manager (CM) internally. The overall structure of this architecture is illustrated in the following diagram:



Figure 36: NAT-MCH Firmware Structure Release 2.5 and higher

To access the different levels of a system, a host application needs to know where to send its IPMI messages to:

• Direct communication between host application and Shelf Manager by using standard IPMI messages



- For communication with the Carrier Manager, single encapsulated IPMI messages are sent to the Shelf Manager by the host application. To investigate the Carrier Manager Repository, a proper SDR message has to be set up from the Shelf Manager to the Carrier Manager (e.g. Get SDR). This request is encapsulated into a Send Message Request message that is being addressed from the host application to the Shelf Manager.
- For direct communication between host application and AMC, another layer of encapsulation is mandatory.

Appendix C 2 Please refer to section Appendix C 3 "AMC access via double bridged messages

" for information about double bridged messages.

The Shelf and the Carrier Manager have their own device repositories, which are maintained independently from each other. The Carrier Manager creates and updates its repository by scanning its hardware devices. The Shelf Manager periodically scans the Carrier Manager's repositories to update all changes.

As the CM repository adds a devices as soon as it is visible to the management interface (hotswap state M1 and above), the ShM repository will add new devices only if they reside in hotswap state M2 or above. Consequently, a newly inserted AMC module with a pulled-out hot swap handle will be visible in the CM repository but not in the one of the ShM.

This has also consequences when the module is being pulled out of the chassis: the ShM repository removes the device after the M6 to M1 transition although the hardware is still in the system. The only way to get the whole picture from a host application is a periodical scan of the CM repository.

Appendix C 3 AMC access via double bridged messages

According to the IPMI specification, every media change of an IPMI message needs to be encapsulated into a SendMessage container. This concept is explained below by the example sending GetDeviceId request to AMC1 (FRU 5).

- 1. The host application constructs an IPMI request message for AMC1, IPMB-L address 0x72.
- 2. This request is encapsulated in the first SendMessage request directed to the (first) Carrier Manager. Its address on the ShM-CM-interface is calculated with the formula 0x80 + (Carrier Number * 2).
- 3. This request is again encapsulated in another SendMessage request directed to the Shelf Manager. Its address is 0x20.
- 4. This whole message is now sent to the Shelf Manager. It removes the outer SendMessage request message and processes the result by sending it to the (first) Carrier Manager.



- 5. The Carrier Manager removes the leftover SendMessage and processes the result by sending the GetDeviceId request to the appropriate AMC module.
- 6. After the Carrier manager has received the GetDeviceId response from the AMC module, it encapsulates it into a SendMessage response for the Shelf Manager.
- 7. The Shelf Manager encapsulates the response into another SendMessage response message for the host application.
- 8. The Shelf Manager sends the complete response to the host application.

Appendix C 4 Resource Browsing

The ShM repository shows all devices that have a hot swap state equal or above M2. This means that an AMC module with pulled hot swap handle will not be visible in the ShM repository. The only way to find all devices that are currently connected to the system is to scan both the ShM and the CM repositories. A common algorithm for a host application would look like this:

- On startup of the host application, the ShM repository is scanned. The application shall scan all records for FruDeviceLocator records.
- For every FruDeviceLocator record a new FRU device must be generated.
- To find the corresponding sensor entries of this FRU device, save the EntityID and EntityInstance of the FruDeviceLocator record. Scan the ShM repository for records with this matching pair.
- Periodically read the SEL and process its events. These events correspond to the ShM repository entries.
- Periodically scan the CM repository to find all devices in hot swap state M1. Synchronize both repositories entries using the FRU ID of an entry.

Appendix C 5 SEL uses Shelf Manager Sensor Numbering

The sensor numbering is not valid in every section of a MicroTCA system as every administrative layer has its own numbering.

- The AMC modules perform a sensor numbering on board level. Although it is not requested, all board sensor numbers usually start with 1.
- The Carrier Manager needs to merge all sensors of all carrier resources into one single repository. It is therefore necessary to perform a mapping between the board-level sensor numbering to a carrier-wide sensor numbering. The 8-bit limitation of the sensor ID value in the SDRs is not sufficient (allowing only 256 sensor for a carrier at max); to extend this sensor ID range, three of the four possible LUN numbers are used for sensor addressing (LUN 2 is reserved for message bridging).



• The Shelf Manager performs another layer of sensor ID mapping the same way as the Carrier Manager does.

As a host application will usually read out the SEL from the ShM, all its events will use data from the ShM repository. Although it is still possible to read out sensor data directly, it is not recommended, because it is impossible for a host application to retrieve the board-local sensor ID from the ShM sensor ID. According to the specifications there is no way for a host application to map a ShM repository sensor to the corresponding sensor of the CM or AMC board repository. All sensors related requests need to be directed to the ShM that will retrieve the appropriate data.

Appendix C 6 Hot Swap Detection via SEL and Carrier Manager Repository

As mentioned above, the ShM and CM repository handle detect resources in a different manner.

The CM adds all detected resources to its repository once they have been detected, which means they are in hot swap state M1 or higher. The ShM repository only contains devices that are in hot swap state M2 or higher.

This implies tiny differences on when a device will show up in which repository. During a typical hot swap cycle, the following information is contained in the ShM and the CM repositories:

Action	Transition	Visible in CM Repository	Visible in ShM Repository
Board not yet inserted	-	No	No
Board insertion, hot swap handle is open ("pulled out")	M0->M1	Yes	No
Close hot swap handle ("push in")	M1->M2->M3->M4	Yes	Yes
Open hot swap handle ("pull out")	M4->M5->M6->M1	Yes	No
Board is removed from chassis	M1->M0	No	No

Table 48: Module Visibility in CM/ShM Repository during a Hot Swap Cycle

The host application can use the ShM SEL to monitor all state transitions from M2 and above. To monitor the state transitions from M0 to M1 (inclusive), it is necessary for the host application to scan the Carrier Manager repository periodically.

NAT-MCH – User's Manual



Glossary:

Fan Speed (FS): Actual Fan Speed Maximum Fan Speed (FSmax): Fans at 100% RPMs. Default_Fan_Level (DFL): The Fan Speed after a **NAT-MCH** reboot (configurable) Dynamic_Fan_Level (DyFL): The new Fan Speed after a Temp. Sensor alarm. Fan_Step_Up (FSU) Fan_Time_Up (FTU) Fan_Step_Down (FSD) Fan_Time_Down (FTD) Fan_Time_Down_Dy (FTDy)

Possible NAT-MCH Status:

NORMAL: No Temp. Alarm.

Non_Critical: At least one Temp. Sensor has reported that the upper non-critical threshold has been crossed.

Critical: At least one Temp. Sensor has reported that the upper critical threshold has been crossed. **Non_Recoverable**: At least one Temp. Sensor has reported that the non-recoverable threshold has been crossed.

Fan control description:

After a NAT-MCH reboot:

MCH Status= Normal Fan Speed (FS) = DFL DyFL = DFL

Non_Critical Event:

DyFL= DyFL+1 [FS=FS + FSU] each FTU seconds until FS=FSmax

Normal:

[FS=FS - FSD] each FTD seconds until FS= DyFL When [FS= DyFL] then

Critical Event:

FS= Fsmax until normal status DyFL= DyFL+1



Appendix D Updating the Backplane EEPROM via NAT-MCH CLI

A combined backplane FRU image file can be downloaded via the CLI diagnose menu of the **NAT-MCH**.

All chassis individual information (e.g. serial number) have to be picked up before downloading the new combined backplane image file. Typically this information has to be entered manually afterwards again (e.g. with NATView). The EEPROM of the backplane can be updated with a combined backplane FRU image file as follow:

- 1. Set up a CLI connection to the **NAT-MCH** (e.g. via the RS-232 interface (baud rate 19200, data: 8bit, parity: none, stop: 1bit), USB or telnet)
- 2. Type 'diag' when the connection to the **NAT-MCH** is set up
- 3. Choose submenu "[2]: (submenu) UPDATE menu" in diag menu
- 4. Select "[3] : update backplane EEPROM"
- 5. Enter the complete path and file name of the EEPROM file (located on a TFTP server), e.g. 192.168.137.70:/home/download/released/combined_backplane_fru.bin
- 6. Confirm "Enter EEPROM I2C address (RET=164/0xa4):" just with ENTER (I2C address is 0xa4))

The following response is shown in the CLI when the file is written successfully to the EEPROM:

writing EEPROM contents - please wait ... EEPROM contents successfully updated UPDATE (RET=0/0x0):

In case of a redundant system, the backplane has a separate EEPROM for each **NAT-MCH**. Therefore, the update procedure has to be done on both **NAT-MCHs** separately.



Appendix E PCIe Hot Plug Support (optional)

In case that the **NAT-MCH** is equipped with an optional PCIe Hub module, the PCIe hot plug support can be activated via PCIe Switch Configuration parameter "hot plug support". The figure below illustrates how the **NAT-MCH** firmware (>= V2.16; HUB-PCIe-x24/48 AVR firmware >= V1.9 and FPGA image >= V1.5; HUB-PCIe-x80) is serving the following hot plug signals with respect to the AMC M states:

- HPPresent
- HPMrl
- HPButton
- HPPwrGood
- HPPwrEn



Figure 37: PCIe Hot Plug Signal vs. FRU states

Even if the AMCs are inserted at that time, the hot plug signals are emulated by the **NAT-MCH** firmware on a Power Up reset always as a system with extracted AMCs. That means that after Power Up (M0 \rightarrow M1 \rightarrow M2 \rightarrow M3 \rightarrow M4) the signals HPPresent, HPMrl, HPButton, and HPPwrGood are served from the **NAT-MCH** firmware like shown above. This is necessary for setting the Hot Plug Controller of the PCIe switch in the correct state.



The Root Complex also has to deal with the hot plug signals so that the bit settings in the register 80h 'Slot Status and Control of the downstream ports' are set accurately for the Hot Plug Controller of the PCIe switch. Typically, this is done by the BIOS on a Root Complex.

In case that the BIOS does not take care of the hot plug signals correctly, it might be helpful to set the PCIe configuration parameter "PCIe hot plug delay for AMCs". The delay time should be set to a value, which makes sure that the HPMrl signal from the PCIe end points are signaled after the operation system of the Root Complex can take care on the handling of the hot plug signals instead of the BIOS. In this case, the operation system of the Root Complex sets up the Hot Plug Controller of the PCIe switch accurately.



Appendix F Licenses

Appendix F 1 LwIP License

LwIP is licenced under the BSD licence:

Copyright (c) 2001-2004 Swedish Institute of Computer Science. All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

- 1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
- 2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
- 3. The name of the author may not be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.



Document's History

Version	Date	Description	Author
1.0	10.6.2006	Initial Version based on V1.6 of the Quick Install Guide	hl
		Extracted Firmware Release Info into separate	
		document	
1.1	26.07.2007	Updated chapters about management interface and	cg
		command line interface for MCH firmware V2.0, added	
		glossary, list of figures, list of tables	
1.2	17.08.2007	Added SEL configuration bit description.	Cg
	20.08.2007	Reworked.	hl
1.3	06.09.2007	Added Gigabit Ethernet Switch configuration bit	WW
		description	
1.4	26.09.2007	In GeSwitchFlags added bit description for enabling	WW
1.7	00.10.2007	802.1Q VLAN support	0
1.5	08.10.2007	Added 'ping' and 'route' CLI commands and IP	Cg
1.(10 10 2007	Democration description.	1.1
1.0	10.10.2007	Added Flag "FLAG_POWER_UP_DELAY"	nı
	16 11 2007	Added Flag FCIE_FF_SUFFORT	60
1 7	20 11 2007	Added Remote Access Flag in MCH configuration	bl
1./	20.11.2007	register overview table	111
	07 12 2007	Added Chapter 'Local Shelf Manager'	hl
	0,12.2007	Added chapter 'Sensor Event Log'	cg
1.8	11.02.2008	Added pin out for the backplane connector of the 4 th	Ks
_		MCH tongue.	
	25.02.2008	Added chapter 'MCH access from a different	cg
		subnetwork'.	
		Updated chapter 'Command line interface'.	
	26.02.2008	New chapter about JAVA application NatView.	SS
1.9	8.5.2008	Changed chapter MCH Configuration and adapted to	hl
		new configuration structure	
1.10	20.06.2008	Added description of PCIe clustering parameters in	WW
		MCH configuration	
	20.08.2008	Added description for XAUI and SRIO Hub-Module	ks
	10.00.000	Changed Mini-BNC to SMA connector	
1.11	10.09.2008	Added IP address source configuration for GbE	cg
		Interface in ch. 0.	
		Updated CLI reference in ch. 8.	
		Added note about IP address source configuration in	
		renier: verweisqueile konnte nicht gefunden	
1	1	WEI UEII	1



1.12	09.02.2009	In ch. 0 added description of backward compatibility	Cg
		configuration and in ch. 5.4.2 removed description of	
		OpenHPI compatibility because it is unused now.	
1.13	10.02.2009	in chapter 5 added CLK and SRIO module	WW
		configuration,	
		in chapter 9 updated web configuration interface	
		description	
		added chapter for clock module configuration	
1.14	15.03.2009	Added MCH variants	hl
		Added appendix private IPMI message definitions	
1.15	17.04.2009	editorial changes	Cg
		updated OpenHPI and Command line interface chapters	U
		Added ipmitool call syntax chapter and appendix about	
		clock and hub module register access via ipmitool.	
	20.4.2009	Added USB console connection description for MCH	hl
		Gen3.	
1.16	02.07.2009	Added note about GbE option of Gen2 MCH in chapter	WW
		3.1.1	
	03.07.2009	Added CLI command sw mp in ch. 8	WW
		Added note about DHCP restrictions in ch. 0	
1.17	20.08.2009	Corrected some typos. Added clarifications related to	hl
		MCH Gen3.	
		Checked chapter about NATView, also added a new	SS
		section about how to download the latest release.	
		Update webserver description in ch. 9	WW
1.18	19.09.2009	Added remark regarding GbE Uplink port on NAT-	WW
		MCH Gen3 in chapter 0	
	12.10.2009	Added information for updating MCH by Web-Interface	cs
		Added "update_mch" instructions for Firmware 2.7 or	
		later	
	14.10.2009	Added ipmitool usage example to update firmware of a	cs
		power-module	
	07.12.2009	Added missing NAT IPMI extensions	cs
	17.02.2010	Added mchcfg->clock E-keying	cs
	09.03.2010	Updated Webserver chapter 9	WW
	09.03.2010	Update clock configuration chapter Fehler!	WW
	25.03.2010	Verweisquelle konnte nicht gefunden werden.	hl
	26.03.2010	Removed config flag "no ekey for PCIe	SS
		Updated NATView related sections. Also added	
		Appendix D.	
1.19	16.07.2010	Added note to only use tar-archives when using web-	cs
		interface-update-function	
1.20	09.08.2010	In chapter 7.3.1.2 corrected FTP server link	Ww



1.21	10.08.2011	Added Block Diagram Gen 3 / LC	se
		Added new company contact data	
		Added restriction concerning Managed Ethernet Mode	
		Minor changes, e.g. labeling	
		Changed Boot String to new value 0xd0100008	
	12.02.2013	Added telnet password	hn
1.22	11.03.2013	Updated chapter "5.4.9 NTP Configuration [10]"	hn
1.00	20.04.2012		1
1.23	30.04.2013	Added chapter "10.3 Clock Module Version 4.x" and	hn
		"10.4 Clock Module Version Physics"; renamed former	
		chapter "10.3 Common Commands for V2.x and V3.x"	
	00.05.0010	into "10.5 Common Commands for all Clock Modules"	1
	02.05.2013	Added chapter "9.1 PCIe Virtual Switch Configuration"	hn
1.0.4	16.05.2013	Added some missing descriptions in MCH configuration	WW
1.24	05.06.2013	In chapter 5.4.2 added description of "Send	WW
	25.06.2012	SEND_MSG confirmation to SMS ⁷⁷ flag	a
	25.06.2013	Added SMA connector description	Se
	20.08.2013	Typo correction, reworked wording	Se
	28.08.2013	Added hint the PCIe is not supported on AMC Ports 8-	le
	16.12.2013		te
1.05		Corrected Tongue 1/4 connector pin description	
1.25	4.02.2014	Added Faceplate description for MCH Gen3 with PCle	se
		Gens option	
		Added chapter 2.5: MCH M4	
		Update of Table 2 (MCH Variants and Features)	
	10.02.2014	Added Block Diagram MCH M4	1
	18.03.2014	Added Appendix F Updating the Backplane EEPROM	hn
	6.05.0014		1
	6.05.2014	Added chapter 10.4: Unmanaged AMC Module	hn
	26.05.2014	Configuration	
1.00	26.05.2014	Added chapter 10.3: SRIO Module Configuration	WW
1.26	15.08.2014	Merged all configuration script related descriptions into	WW
	00.10.0014	chapter 10	1
	02.10.2014	Chapter 8:	al
		Removed CLI command route, arp (since Fw V2.15)	
		Removed CLI command mac_amc (has not been	
		supported since F w. v2.13)	
		Renamed/reworked show_xlinkinfo=>show_xaui_links	
		Kenamed/reworked show xmact=>show xau1_mact	
		Added description for CLI command: show_xaui_stat	
		(since F W. V2.10)	
		Added description for ULI command: snow_gbe_links	
	06 10 2014	(Since F W. V2.10)	.1
	06.10.2014	Added description for CLI command: show_swp2p	al 1.
	27.10.2014		nn



		Updated SSC information with "only applicable when	
		the PCIe Hub module isn't assembled as option LOSC"	
		Added description of PCIe configuration parameter 'no	
		ekey' for PCIe	
	12.11.2014	Added chapter Clock Module Version USB	hl
	14.11.2014	Added description of CLI command "show pwrconf"	dh
	1	Added description of config flag "PM assignment	
	14.11.2014	strategy"	dh
	14.11.2014	Removed firmware update via CLI with TAR file	dh
	19.11.2014	Extended chapter 11	hn
	191112011	Undated chapter 5 4 7 PCIe Switch Configuration [9]	
		(optional)	
		Updated chapter 9.1 PCIe Virtual Switch Configuration	
	20.11.2014	(optional)	hn
	21.11.2014	Added Appendix E PCIe Hot Plug Support (optional)	hn
		Updated chapter 10.3 SRIO Module Configuration	
1.27	18.12.2014	Added new parameters in 10.3 SRIO Module	hn
	1011202011	Configuration	
1.28	07.04.2015	Added description of SSH interface	th
1.29	21.07.2015	Updated chapter "Webserver"	al
1.30	20.11.2015	Added Watchdog Timer description	dh
	08.01.2016	Updated chapter 10.2.4.1Clock Output Configuration	hn
		with Table 21: Clock Output Identifier Mapping in	
		NATIVE-C5 or NATIVE-R5 Chassis	
1.31	15.01.2016	Added chapter PCIe Module Configuration	hn
	28.04.2016	Updated chapter Clock Module Version Physics	hn
	22.08.2016	Updated chapter PCIe-Hub Module (optional)	hn
		PCIe Virtual Switch Configuration (optional)	
		with x8 PCIe Link Width configuration option	
1.32	03.03.2017	Added chapter "PCIe Error Counter"	al
		Added chapter "PCIe Link Status"	
		Added chapter "SRIO GEN II - Status Menu"	
		Added chapter "SRIO GEN II - Routing Table"	
		Added chapter "SRIO GEN II - Error Rate"	
		Added chapter "SRIO GEN II - Port Statistic"	
1.33	13.06 2017	Removed commands dhen dbg and dhen info: don't	al
1.55	10.00.2017	exist anymore.	41



1.34		<i>Chapter 8 Command line interface</i> : replaced command telnetd_pw to root_pw.	al
1.35	10.04.2018	Reworked and renamed chapter 4.1 to fix wrong description of redundancy behavior.	TH/AL
	09.05.2018	Added DIP switch 1 function description in chapter "Console Port of MCH V3.x (Gen3) – USB"	DH
1.36	11.07.2018	Removed "route" command description Added description about primary IP address to <i>Appendix B 2</i>	al
	30.10.2018	Added description about primary IP interface to chapter 5.3 Customizing the Network Configuration.	al
1.37	6.11.2018	Updated address information Added chapter 7.4 – SNMP	se
	22.11.2018	Fixed OID path to private MIB of NAT-MCH.	al
	19.12.2018	Renamed 7.4.5 "SNMP Settings" to "SNMP Parameters"	al
		Moved "SNMP Settings – Web Interface" to level 3 numeration	al
		Split chapter "Private MIB of NAT-MCH" to "Generic Board Information of the NAT-MCH" and "SNMP Traps"	al
		Reworked OID tree representation in the chapter "Generic Board Information of the NAT-MCH"	al
		Added introduction to chapter 7.4.4.2 "SNMP Trap"	al
		Added subchapter MCH Management Environment to "Private MIB of NAT-MCH"	al
	26.05.2019	Removed description of unsupported command "mac_amc"	al
1.38	28.08.2019	Slight reworking of contents throughout the document Removed information concerning NAT-MCH Gen2	Se
	12.11.2019	Removed Appendix B and openHPI section Re-arranged Appendix C	th

NAT-MCH – User's Manual



-	-		
1.39	8.06.2021	Updated Appendix B3	se
1.40	13.7.2021	Moved chapter "Alternate Cooling Scheme" from Appendix to Chapter 4 Temperature Management	hl
1.41	28.09.2021	Updated Table 18: List of CLI Commands	se