

*The Embedded I/O Company*



---

# TCP468

## 4 Channel Serial Interface RS422

Version 1.0

### User Manual

Issue 1.0.0

December 2015



Ehlbeek 15a  
30938 Burgwedel  
fon 05139-9980-0  
fax 05139-9980-49

[www.powerbridge.de](http://www.powerbridge.de)  
[info@powerbridge.de](mailto:info@powerbridge.de)

---

**TEWS TECHNOLOGIES GmbH**

Am Bahnhof 7 25469 Halstenbek, Germany

Phone: +49 (0) 4101 4058 0 Fax: +49 (0) 4101 4058 19

e-mail: [info@tews.com](mailto:info@tews.com) [www.tews.com](http://www.tews.com)

## TCP468-10R

4 Channel Serial Interface, RS422, DB-50  
Front-I/O

This document contains information, which is proprietary to TEWS TECHNOLOGIES GmbH. Any reproduction without written permission is forbidden.

TEWS TECHNOLOGIES GmbH has made any effort to ensure that this manual is accurate and complete. However TEWS TECHNOLOGIES GmbH reserves the right to change the product described in this document at any time without notice.

TEWS TECHNOLOGIES GmbH is not liable for any damage arising out of the application or use of the device described herein.

### Style Conventions

Hexadecimal characters are specified with prefix 0x, i.e. 0x029E (that means hexadecimal value 029E).

For signals on hardware products, an 'Active Low' is represented by the signal name with # following, i.e. IP\_RESET#.

Access terms are described as:

W	Write Only
R	Read Only
R/W	Read/Write
R/C	Read/Clear
R/S	Read/Set

©2015 by TEWS TECHNOLOGIES GmbH

All trademarks mentioned are property of their respective owners.

---

<b>Issue</b>	<b>Description</b>	<b>Date</b>
1.0.0	Initial Issue	December 2015

---

# Table of Contents

<b>1</b>	<b>PRODUCT DESCRIPTION .....</b>	<b>6</b>
<b>2</b>	<b>TECHNICAL SPECIFICATION .....</b>	<b>7</b>
<b>3</b>	<b>LOCAL SPACE ADDRESSING .....</b>	<b>8</b>
3.1	<b>XR17D154 Local Space Configuration.....</b>	<b>8</b>
3.2	<b>Device Configuration Space .....</b>	<b>8</b>
3.2.1	UART Register Sets.....	9
3.2.2	Device Configuration Registers .....	10
3.2.3	UART Channel Configuration Registers .....	11
<b>4</b>	<b>XR17D154 TARGET CHIP .....</b>	<b>13</b>
4.1	<b>PCI Configuration Registers (PCR).....</b>	<b>13</b>
4.2	<b>Configuration EEPROM .....</b>	<b>14</b>
<b>5</b>	<b>PROGRAMMING HINTS .....</b>	<b>16</b>
5.1	<b>UART Baud Rate Programming.....</b>	<b>16</b>
5.2	<b>RS422 Flow Control .....</b>	<b>17</b>
<b>6</b>	<b>PIN ASSIGNMENT – I/O CONNECTOR.....</b>	<b>18</b>
6.1	<b>Front Panel I/O Connector .....</b>	<b>18</b>

---

## List of Figures

FIGURE 1-1 : BLOCK DIAGRAM.....	6
---------------------------------	---

## List of Tables

TABLE 2-1 : TECHNICAL SPECIFICATION.....	7
TABLE 3-1 : XR17D154 LOCAL SPACE CONFIGURATION.....	8
TABLE 3-2 : DEVICE CONFIGURATION SPACE.....	8
TABLE 3-3 : UART REGISTER SET OFFSET .....	9
TABLE 3-4 : UART REGISTER SET.....	9
TABLE 3-5 : DEVICE CONFIGURATION REGISTERS .....	10
TABLE 3-6 : UART CHANNEL CONFIGURATION REGISTERS.....	11
TABLE 4-1 : PCI HEADER.....	13
TABLE 4-2 : CONFIGURATION EEPROM TCP468-10R.....	14
TABLE 4-3 : PHYSICAL CONFIGURATION EEPROM DATA .....	15
TABLE 5-1 : UART BAUD RATE PROGRAMMING .....	16
TABLE 6-1 : PIN ASSIGNMENT FRONT PANEL I/O CONNECTOR.....	18

# 1 Product Description

The TCP468 is a standard 3U 32 bit CompactPCI module and offers 4 channels of high performance RS 422 serial interface.

The module is based on the Exar XR17D154 universal PCI UART.

The module offers front panel I/O with a DB-50 type connector. Each channel provides nearly full modem support by the following signals:  $RxD_{\pm}$ ,  $TxD_{\pm}$ ,  $RTS_{\pm}$ ,  $CTS_{\pm}$ ,  $DCD_{\pm}$  and  $DTR_{\pm}$ .

On board termination is provided for all input signals.

Each channel has 64 byte transmit and receive FIFOs to significantly reduce the overhead required to provide data to and get data from the transmitters and receivers. The FIFO trigger levels are programmable and the baud rate is individually programmable up to 5.5296 Mbps. The UART offers readable FIFO levels.

All channels generate interrupts on PCI interrupt INTA. For fast interrupt source detection the UART provides a special Global Interrupt Source Register.

All serial channels use ESD protected transceivers. ESD protection is up to  $\pm 15KV$ .

The TCP468 can operate with 3.3V and 5.0V PCI I/O signaling voltage.




Figure 1-1 : Block Diagram

## 2 Technical Specification

<b>Mechanical Interface</b>	Standard 3U 32 Bit CompactPCI module conforming to PICMG 2.0 R3.0	
<b>Electrical Interface</b>	PCI Rev. 2.3 compliant 33 MHz / 32 bit PCI 3.3V and 5V PCI Signaling Voltage	
<b>On Board Devices</b>		
<b>PCI Target Chip</b>	XR17D154 (Exar)	
<b>Quad UART</b>	XR17D154 (Exar)	
<b>I/O Interface</b>		
<b>Interface Type</b>	Asynchronous serial interface	
<b>Number of Channels</b>	4	
<b>Physical Interface</b>	RS422	
<b>Serial Channel I/O Signals</b>	RxD $\pm$ , Tx D $\pm$ , RTS $\pm$ , CTS $\pm$ , DTR $\pm$ , DCD $\pm$ for each channel	
<b>Input-Termination</b>	120 $\Omega$ between + and - of each input, 680R pullup between + and 5V, 680R Pulldown between – and GND	
<b>Programmable Baud Rates</b>	up to 5.5296 Mbps	
<b>ESD Protection</b>	$\pm$ 15kV—Human Body Model	
<b>I/O Connector</b>	DB-50 type Connector Harting 09665526616 or compatible	
<b>Physical Data</b>		
<b>Power Requirements</b>	80 mA typical @ +5V DC (no load)	
<b>Temperature Range</b>	Operating	-40°C to +85°C
	Storage	-40°C to +85°C
<b>MTBF</b>	842000 h MTBF values shown are based on calculation according to MIL-HDBK-217F and MIL-HDBK-217F Notice 2; Environment: G <sub>B</sub> 20°C. The MTBF calculation is based on component FIT rates provided by the component suppliers. If FIT rates are not available, MIL-HDBK-217F and MIL-HDBK-217F Notice 2 formulas are used for FIT rate calculation.	
<b>Humidity</b>	5 – 95 % non-condensing	
<b>Weight</b>	140 g	

Table 2-1 : Technical Specification

## 3 Local Space Addressing

### 3.1 XR17D154 Local Space Configuration

The local on board addressable regions are accessed from the PCI side by using the XR17D154 local spaces.

XR17D154 PCI Base Address (Offset in PCI Configuration Space)	PCI Space Mapping	Size (Byte)	Port Width (Bit)	Endian Mode	Description
0 (0x10)	MEM	4096	32	BIG	Device Configuration Space

Table 3-1 : XR17D154 Local Space Configuration

### 3.2 Device Configuration Space

**PCI Base Address:** XR17D154 PCI Base Address 0 (Offset 0x10 in PCI Configuration Space).

The TCP468 uses the Exar XR17D154 Quad UART to provide and control the 4 channels.

Device Configuration Space Content	PCI Address	Size (Bit)
UART 0 Register Set	PCI Base Address 0 + (0x0000 to 0x007F)	32
Device Configuration Registers	PCI Base Address 0 + (0x0080 to 0x009F)	32
UART 0 Register Set	PCI Base Address 0 + (0x0100 to 0x01FF)	32
UART 1 Register Set	PCI Base Address 0 + (0x0200 to 0x03FF)	32
UART 2 Register Set	PCI Base Address 0 + (0x0400 to 0x05FF)	32
UART 3 Register Set	PCI Base Address 0 + (0x0600 to 0x07FF)	32

Table 3-2 : Device Configuration Space

All registers can be accessed in 8, 16 or 32 bit width with exception to one special case: When reading the receive data together with its LSR register content, the host must read them in 16 or 32 bits format in order to maintain integrity of the data byte with its associated error flags.



### 3.2.1 UART Register Sets

The Device Configuration Space provides a register set for each of the 4 UARTs.

UART Register Set	Register Set Offset
Serial Channel 0	0x0000
Serial Channel 1	0x0200
Serial Channel 2	0x0400
Serial Channel 3	0x0600

Table 3-3 : UART Register Set Offset

Offset Address	Description	Access	Data Width
0x000 – 0x00F	UART Channel Configuration Registers First 8 registers are 16550 compatible	R/W	8, 16, 32
0x010 – 0x07F	Reserved	-	-
0x080 – 0x093	Channel 0: Device Configuration Registers All other channels: Reserved	R/W	8, 16, 32
0x094 – 0x0FF	Reserved	-	-
0x100	Read FIFO – 64 bytes of RX FIFO data	R	8, 16, 32
	Write FIFO – 64 bytes of TX FIFO data	W	8, 16, 32
0x140 – 0x17F	Reserved	-	-
0x180 – 0x1FF	Read FIFO with errors – 64 bytes of RX FIFO data + LSR	R	16, 32

Table 3-4 : UART Register Set

### 3.2.2 Device Configuration Registers

The Device Configuration Registers control general operating conditions and monitor the status of various functions. This includes a 16 bit general purpose counter, multipurpose input/outputs (not supported by the TCP468), sleep mode, soft-reset and device identification, and revision. They are embedded inside the UART 0 Register Set.

Address	Register	Description	Access	Reset Value
0x080	INT0 [7:0]	Channel Interrupt Indicator	R	0x00
0x081	INT1 [15:8]	Interrupt Source Details	R	0x00
0x082	INT2 [23:16]		R	0x00
0x083	INT3 [31:24]		R	0x00
0x084	TIMERCNTL	Timer Control Register	R/W	0x00
0x085	TIMER	Reserved	-	0x00
0x086	TIMERLSB	Programmable Timer Value	R/W	0x00
0x087	TIMERMSB		R/W	0x00
0x088	8XMODE	Sampling Rate Select	R/W	0x00
0x089	REGA	Reserved	-	0x00
0x08A	RESET	UART Reset	W	0x00
0x08B	SLEEP	UART Sleep Mode Enable	R/W	0x00
0x08C	DREV	Device Revision	R	0x01
0x08D	DVID	Device Identification	R	0x28
0x08E	REGB	Simultaneous UART Write & EEPROM Interface	W	0x00
0x08F	MPOINT	MPIO Interrupt Mask	R/W	0x00
0x090	MPIOLVL	MPIO Level Control	R/W	0x00
0x091	MPIO3T	MPIO Output Pin Tri-state Control	R/W	0x00
0x092	MPIOINV	MPIO Input Polarity Select	R/W	0x00
0x093	MPIOSEL	MPIO Input/Output Select	R/W	0xFF

Table 3-5 : Device Configuration Registers

For a detailed description of the Device Configuration Registers please refer to the XR17D154 data sheet which available on the Exar website ([www.exar.com](http://www.exar.com)).

### 3.2.3 UART Channel Configuration Registers

Each UART channel has its own set of internal UART configuration registers for its own operation control and status reporting. The following table provides the register offsets within a register set, access types and access control:

Register Offset	Comment	Register	Access	Reset Value
16550 Compatible				
0x00	LCR[7] = 0	RHR – Receive Holding Register	R	0xXX
		THR – Transmit Holding Register	W	
	LCR[7] = 1	DLL – Baud Rate Generator Divisor Latch Low	R/W	0xXX
0x01	LCR[7] = 0	IER – Interrupt Enable Register	R/W	0x00
		LCR[7] = 1	DLM – Baud Rate Generator Divisor Latch High	R/W
0x02		ISR – Interrupt Status Register	R	0x01
		FCR – FIFO Control Register	W	0x00
0x03		LCR – Line Control Register	R/W	0x00
0x04		MCR – Modem Control Register	R/W	0x00
0x05		LSR – Line Status Register	R	0x60
		Reserved	W	
0x06		MSR – Modem Status Register	R	0xX0
		– Auto RS485 Delay (not supported by the TCP468)	W	
0x07	User Data	SPR – Scratch Pad Register	R/W	0xFF
Enhanced Registers				
0x08		FCTR – Feature Control Register	R/W	0x00
0x09		EFR – Enhanced Function Register	R/W	0x00
0x0A		TXCNT – Transmit FIFO Level Counter	R	0x00
		TXTRG – Transmit FIFO Trigger Level	W	
0x0B		RXCNT – Receiver FIFO Level Counter	R	0x00
		RXTRG – Receiver FIFO Trigger Level	W	
0x0C		Xchar – Xon, Xoff Received Flags	R	0x00
		Xoff-1 – Xoff Character 1	W	
0x0D		Reserved	R	0x00
		Xoff-2 – Xoff Character 2	W	
0x0E		Reserved	R	0x00
		Xon-1 – Xon Character 1	W	
0x0F		Reserved	R	0x00
		Xon-2 – Xon Character 2	W	

Table 3-6 : UART Channel Configuration Registers

The address for a UART Channel Configuration Register *x* in a UART Register Set for channel *y* is:

**PCI Base Address 0 (PCI Base Address for the UART Register Space)**  
**+ UART Register Set Offset for *channel y***  
**+ Register Offset for *register x***

Addressing example:

The address for the LCR register of UART channel 2 is:

PCI Base Address      (PCI Base Address for the Device Configuration Space)  
+ 0x0400              (Offset of the UART register set for serial channel 2)  
+ 0x0003              (Offset of the LCR register within a UART register set)

For a detailed description of the serial channel registers please refer to the XR17D154 data sheet which is available on the Exar website ([www.exar.com](http://www.exar.com)).

## 4 XR17D154 Target Chip

### 4.1 PCI Configuration Registers (PCR)

PCI CFG Register Address	Write '0' to all unused (Reserved) bits							PCI writeable	Initial Values (Hex Values)	
	31	24	23	16	15	8	7			0
0x00	Device ID				Vendor ID				N	21D4 1498
0x04	Status				Command				Y	0080 0000
0x08	Class Code					Revision ID			N	070002 ??
0x0C	BIST	Header Type		PCI Latency Timer		Cache Line Size		N	00 00 00 00	
0x10	Memory Base Address Register (BAR)							Y	FFFFFF00	
0x14	I/O Base Address Register (Unimplemented)							N	00000000	
0x18	Base Address Register 0 (Unimplemented)							N	00000000	
0x1C	Base Address Register 1 (Unimplemented)							N	00000000	
0x20	Base Address Register 2 (Unimplemented)							N	00000000	
0x24	Base Address Register 3 (Unimplemented)							N	00000000	
0x28	Reserved							N	00000000	
0x2C	Subsystem ID			Subsystem Vendor ID				N	s.b. 1498	
0x30	Expansion ROM Base Address (Unimplemented)							N	00000000	
0x34	Reserved							N	00000000	
0x38	Reserved							N	00000000	
0x3C	Max_Lat	Min_Gnt	Interrupt Pin	Interrupt Line		Y[7:0]		00 00 01 00		

Table 4-1 : PCI Header

Device-ID: 0x21D4 TCP468  
 Vendor-ID: 0x1498 TEWS TECHNOLOGIES  
 Revision ID: XR17D154 silicon revision  
 Subsystem-ID: 0x200A -10R  
 Subsystem Vendor-ID: 0x1498 TEWS TECHNOLOGIES

## 4.2 Configuration EEPROM

After power-on or PCI reset, the XR17D154 loads initial configuration register data from the on board configuration EEPROM.

The configuration EEPROM contains the following configuration data:

- Vendor ID
- Vendor Device ID
- SubSystem Vendor ID
- SubSystem Device ID

See the XR17D154 Manual for more information.

Address	Configuration Register	Configuration Register Offset	Value
0x00	Vendor ID	0x02	0x1498
0x01	Device ID	0x00	0x21D4
0x02	Subsystem Vendor ID	0x2E	0x1498
0x03	Subsystem ID	0x2C	s.b.

Table 4-2 : Configuration EEPROM TCP468-10R

Subsystem-ID Value (Offset 0x0C): TCP468-10R 0x200A

The words following the configuration data contain:

- The module version and revision
- The UART clock frequency in Hz
- The physical interface attached to the serial channels
- The maximal baud rate of the transceivers in bps
- The supported control signals of the serial channels

For the physical interfaces and the control signals applies: Bit 3 represents UART channel 3 and bit 0 represents UART channel 0. The appropriate bit is set to '1' for each UART channel attached to the physical interface represented by the word. Bit 15 to bit 4 are always '0'.

Address	Configuration Register	TCP468-10R
0x04	Module Version	0x0100
0x05	Module Revision	0x0000
0x06	EEPROM Revision	0x0003
0x07	Oscillator Frequency (high)	0x02A3
0x08	Oscillator Frequency (low)	0x0000
0x09-0x0F	Reserved	-
0x10	RS232 Channels	0x0000
0x11	RS422 Channels	0x000F
0x12	TTL Channels	0x0000
0x13	RS485 Full Duplex Channels	0x0000
0x14	RS485 Half Duplex Channels	0x0000
0x15-0x1E	Reserved	-
0x1F	Programmable Interfaces	0x0000
0x20	Max Data Rate RS232 (high)	0x0000
0x21	Max Data Rate RS232 (low)	0x0000
0x22	Max Data Rate RS422 (high)	0x0098
0x23	Max Data Rate RS422 (low)	0x9680
0x24	Max Data Rate TTL (high)	0x0000
0x25	Max Data Rate TTL (low)	0x0000
0x26	Max Data Rate RS485 Full Duplex (high)	0x0000
0x27	Max Data Rate RS485 Full Duplex (low)	0x0000
0x28	Max Data Rate RS485 Half Duplex (high)	0x0000
0x29	Max Data Rate RS485 Half Duplex (low)	0x0000
0x2A-0x2F	Reserved	-
0x30	RxD & TxD	0x000F
0x31	RTS & CTS	0x000F
0x32	Full modem	0x000F
0x33-0x37	Reserved	-
0x38	Enhanced RTS & CTS (Front or Back I/O only)	0x0000
0x39	Enhanced Full modem (Front or Back I/O only)	0x0000
0x3A	Channels with enhanced RTS & CTS Support for RS232 only	0x0000
0x3B-0x3F	Reserved	-

Table 4-3 : Physical Configuration EEPROM Data

## 5 Programming Hints

### 5.1 UART Baud Rate Programming

Each of the 4 UART channels of the TCP468 provides a programmable Baud Rate Generator. The clock of the XR17D154 UART can be divided by any divisor from 1 to  $2^{16} - 1$ . The divisor can be programmed by the UART channel DLM (Divisor MSB) and DLL (Divisor LSB) registers. After a reset bit 7 of the UART channels MCR register defaults to '0' and the divisor value is 0xFFFF.

The basic formula of baud rate programming is:

$$\text{Baud Rate} = \frac{44.2368\text{MHz}}{16 \cdot \text{Divisor} \cdot (1 + 3 \cdot \text{MCR}[7])}$$

Examples for standard baud rates are given in following chart:

Baud Rate MCR[7] = 0	Baud Rate MCR[7] = 1	Divisor	DLM Value	DLL Value
400	100	0x1B00	0x1B	0x00
600	150	0x1200	0x12	0x00
1200	300	0x0900	0x09	0x00
2400	600	0x0480	0x04	0x80
4800	1200	0x0240	0x02	0x40
9600	2400	0x0120	0x01	0x20
19.2k	4800	0x0090	0x00	0x90
38.4k	9600	0x0048	0x00	0x48
57.6k	14.4k	0x0030	0x00	0x30
115.2k	28.8k	0x0018	0x00	0x18
230.4k	57.6k	0x000C	0x00	0x0C
460.8k	115.2k	0x0006	0x00	0x06
921.6k	230.4k	0x0003	0x00	0x03
1382.4k	345.6k	0x0002	0x00	0x02
2764.8k	691.2k	0x0001	0x00	0x01

Table 5-1 : UART Baud Rate Programming

To calculate a divisor value for a given baud rate, use following formula:

$$\text{Divisor} = \frac{44.2368\text{MHz}}{16 \cdot \text{Baud Rate} \cdot (1 + 3 \cdot \text{MCR}[7])}$$

The sampling rate for a UART channel can be set to 8x (normal operation is 16x) in the 8XMODE register. Transmit and receive data rates will double by selecting 8x sample rate.

The maximum achievable baud rate is 5.5296 Mbps (Divisor = 0x0001 & 8x sampling rate).



These steps should be used to modify the DLM, DLL registers of an UART channel:

1. Write 0x80 to the LCR register of the UART channel (enable access to the DLM, DLL registers).
2. Program the DLM, DLL registers of the UART channel.
3. Write normal operation byte value to the LCR register of the UART channel.

These steps should be used to modify MCR register bit 7 of an UART channel (set baud rate generator prescaler):

1. Set UART channel EFR register bit 4 to '1' (enable modification of MCR register bits 5-7).
2. Modify UART channel MCR register bit 7.
3. Set UART channel EFR register bit 4 to '0' (latch modified MCR register setting).

## 5.2 RS422 Flow Control

All UART channels allow using RS422 with RTS/CTS flow control.

## 6 Pin Assignment – I/O Connector

RS422 channels provide on board 120Ω Input termination resistors. Do not apply additional external termination resistors here.

### 6.1 Front Panel I/O Connector

The TPMC468 front panel I/O connector is a DB-50 type female connector (e.g. Harting 09 66 552 6616).

Pin	Signal	Pin	Signal	Pin	Signal
1	TxD0+	18	GND	34	CTS2-
2	TxD0-	19	RTS1+	35	DTR2+
3	RxD0+	20	RTS1-	36	DTR2-
4	RxD0-	21	CTS1+	37	DCD2+
5	RTS0+	22	CTS1-	38	DCD2-
6	RTS0-	23	DTR1+	39	TxD3+
7	CTS0+	24	DTR1-	40	TxD3-
8	CTS0-	25	DCD1+	41	RxD3+
9	DTR0+	26	DCD1-	42	RxD3-
10	DTR0-	27	TxD2+	43	RTS3+
11	DCD0+	28	TxD2-	44	RTS3-
12	DCD0-	29	RxD2+	45	CTS3+
13	TxD1+	30	RxD2-	46	CTS3-
14	TxD1-	31	RTS2+	47	DTR3+
15	RxD1+	32	RTS2-	48	DTR3-
16	RxD1-	33	CTS2+	49	DCD3+
17	GND			50	DCD3-

Table 6-1 : Pin Assignment Front Panel I/O Connector