


IC-CMC-VPX3b

3U VPX PMC/XMC carrier board

- 3U VPX
- PMC/XMC carrier board
- PCIe/PCI-x bridge
- 2 * M.2 SATA slots
- Compatible VITA 65 slot profiles
- Aligned with the SOSA™ Technical Standard



Overview

The **IC-CMC-VPX3b** is a carrier board designed to expand 3U VPX system capabilities with the integration of PMC/XMC mezzanines. With its two M.2 SATA slots, the **IC-CMC-VPX3b** adds storage capabilities in a single slot.

Description

The **IC-CMC-VPX3b** supports a single-width PMC or XMC board. Selecting the operating mode (PCI-Express or PCI) is automatic according to the detected type of mezzanine (XMC or PMC) mounted on the carrier.

XMC configuration

Eight lanes are routed from the VPX backplane to the XMC pn5 connector (x1, x2, x4 or x8 PCIe). The **IC-CMC-VPX3b** is populated with XMC2.0 (ANSI/VITA61.0) connectors. Another board version can be equipped with XMC1.0 (ANSI/VITA42.3) connectors.

PMC configuration

Four lanes are routed from the VPX backplane to a PCIe/PCI bridge supporting

- conventional PCI 32/64 bits 33/66MHz
- PCI-X 32/64 bits 66/100/133 MHz (3.3V PCI bus signalling)

Populated with a Processor Mezzanine Card (PMC) or Switched Mezzanine Card (XMC), the **IC-CMC-VPX3b** can act as System controller. It can then monitor power supplies and deliver VPX 25MHz reference clock.

To comply with legacy solutions, the **IC-CMC-VPX3b** can be powered by VS3 (+5.0V). But it is also available in a version using VS1 (+12V) being thus compatible with the SOSA™ common system power distribution interface requirements.

The **IC-CMC-VPX3b** supports 2 different supplies to the PMC/XMC module:

- A default version with VPWR= 5V
- Another version with VPWR=12V

In addition, while the default 3.3V supply is generated via an on-board DC-DC converter, it can be sourced directly from the VPX backplane (VS2). Please contact us.


The **IC-CMC-VPX3b** is a VPX 3U / 5HP (1") board compliant with the 3U module definition of the VITA 46.0 standard.

It is available in air-cooled and conduction cooled (without front IO) versions.


IC-CMC-VPX3b

3U VPX PMC/XMC carrier board

Block Diagram




The **IC-CMC-VPX3b** is compliant with Slot Profile SLT3-PAY-1D-14.2.6



SLT3-PAY-1D-14.2.6

The **IC-CMC-VPX3b** is compliant with Slot Profile SLT3-STO-2U-14.5.1



SLT3-STO-2U-14.5.1

Main features

Data Plane

- 8 lanes between VPX P1 (ports A&B) and XMC Jn5 or
- 4 lanes between VPX P1 (port A) and PCIe/PCI bridge (PMC)

Utility Plane

- Power supplies
- Reset, NVMRO
- Reference clock

Management Plane

The **IC-CMC-VPX3b** supports a Board Management Controller (BMC) providing TIER-2 IPMC features as per VITA46.11. To be compliant with SOSA™ profiles, the board is equipped with a RS232 Maintenance Port on P1 connected to the BMC.

Rear IOs

PMC/XMC Rear I/O Fabric Signal Mapping:
3 different Carrier pin field options (as per VITA46.9-2018) are available depending on part numbers:

P2w1-P64s: 64 single-ended IOs from Jn4

P2w1-X24s+X8d+X12d: 24 single-ended IOs and 20 differential pairs from Jn6

P1w13-X38s+P2w7-X8d+X12d: 24 single-ended IOs and 20 differential pairs from Jn6 (+ 24 single ended IOs from Jn6 to P1)

Miscellaneous

Leds are available on the front panel to report Power On, Reset status, Bridge PCIe/PCI link status and Management Controller status.

OpenVPX

The **IC-CMC-VPX3b** complies with the following ANSI/VITA 65.0-2023 Profiles:

- SLT3-PAY-1D-14.2.6
- SLT3-PER-1F-14.3.2

The **IC-CMC-VPX3b** also complies with the OpenVPX slot profile SLT3-STO-2U-14.5.1 in order to support storage as one of its functions.

The **IC-CMC-VPX3b** supports 2 SATA Gen3 ports (MOD3-STO-2U-16.5.1- 3), each linked to a M.2 slot for 2242 type Add-in card.

IC-CMC-VPX3b

3U VPX PMC/XMC carrier board

SOSA™

The Sensor Open Systems Architecture (SOSA) Consortium is a voluntary, consensus-based member consortium of The Open Group, a vendor-neutral technology standards organization. The SOSA™ Consortium is a government, industry and academic alliance developing an open technical standard for sensors. The consortium, which is currently restricted to US-based companies and organizations, provides a vendor-neutral forum for members to work together to harmonize, align, and create open standards to facilitate the development of agile, interoperable, and affordable sensors.



Please contact us if you have any question about SOSA.

Grades

Criterion	Coating	Operation Temperature	Rec. Airflow	Oper. HR% no cond.	Storage Temperature	Sinusoidal Vibration	Random Vibration	Shock 1/2 Sin. 11ms
Standard	Optional	0 to 55°C	1 .. 2 m/s	5 to 90%	-45 to 85°C	2G [20..2000]Hz	0.002g ² /Hz [10..2000]Hz	20G
Extended	Yes	-20 to 65°C	2 .. 3 m/s	5 to 95%	-45 to 85°C	2G [20..2000]Hz	0.002g ² /Hz [10..2000]Hz	20G
Rugged	Yes	-40 to 75°C or 85°C (*)	2 .. 5 m/s	5 to 95%	-45 to 100°C	5G [20..2000]Hz	0.05g ² /Hz [10..2000]Hz	40G
Conduction-Cooled 71°C	Yes	-40 to 71°C at the thermal interface (*)	-	5 to 95%	-45 to 100°C	5G [20..2000]Hz	0.05g ² /Hz [10..2000]Hz	40G
Conduction-Cooled 85°C	Yes	-40 to 85°C at the thermal interface (*)	-	5 to 95%	-45 to 100°C	5G [20..2000]Hz	0.1g ² /Hz [10..2000]Hz	40G

(*) : Temperature grades are subject to availability according to IC products. Please consult us.

All information contained herein is subject to change without notice.
All product names, trademarks and registered trademarks are property of their respective owners.
SOSA™ and logo design are trademarks of The Open Group in the United States and other countries.

www.interfaceconcept.com

For more information, please contact:



3, rue Félix Le Dantec
29000 QUIMPER
Tel. +33 (0)2 98 57 30 30
Fax. +33 (0)2 98 57 30 00
info@interfaceconcept.com